4 * Copyright 2015 6WIND S.A.
5 * Copyright 2015 Mellanox.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of 6WIND S.A. nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #ifndef RTE_PMD_MLX5_H_
35 #define RTE_PMD_MLX5_H_
41 #include <netinet/in.h>
44 /* ISO C doesn't support unnamed structs/unions, disabling -pedantic. */
46 #pragma GCC diagnostic ignored "-Wpedantic"
48 #include <infiniband/verbs.h>
50 #pragma GCC diagnostic error "-Wpedantic"
53 /* DPDK headers don't like -pedantic. */
55 #pragma GCC diagnostic ignored "-Wpedantic"
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_spinlock.h>
60 #include <rte_interrupts.h>
61 #include <rte_errno.h>
64 #pragma GCC diagnostic error "-Wpedantic"
67 #include "mlx5_utils.h"
68 #include "mlx5_rxtx.h"
69 #include "mlx5_autoconf.h"
70 #include "mlx5_defs.h"
72 #if !defined(HAVE_VERBS_IBV_EXP_CQ_COMPRESSED_CQE) || \
73 !defined(HAVE_VERBS_MLX5_ETH_VLAN_INLINE_HEADER_SIZE)
74 #error Mellanox OFED >= 3.3 is required, please refer to the documentation.
78 PCI_VENDOR_ID_MELLANOX = 0x15b3,
82 PCI_DEVICE_ID_MELLANOX_CONNECTX4 = 0x1013,
83 PCI_DEVICE_ID_MELLANOX_CONNECTX4VF = 0x1014,
84 PCI_DEVICE_ID_MELLANOX_CONNECTX4LX = 0x1015,
85 PCI_DEVICE_ID_MELLANOX_CONNECTX4LXVF = 0x1016,
86 PCI_DEVICE_ID_MELLANOX_CONNECTX5 = 0x1017,
87 PCI_DEVICE_ID_MELLANOX_CONNECTX5VF = 0x1018,
88 PCI_DEVICE_ID_MELLANOX_CONNECTX5EX = 0x1019,
89 PCI_DEVICE_ID_MELLANOX_CONNECTX5EXVF = 0x101a,
93 struct rte_eth_dev *dev; /* Ethernet device. */
94 struct ibv_context *ctx; /* Verbs context. */
95 struct ibv_device_attr device_attr; /* Device properties. */
96 struct ibv_pd *pd; /* Protection Domain. */
98 * MAC addresses array and configuration bit-field.
99 * An extra entry that cannot be modified by the DPDK is reserved
100 * for broadcast frames (destination MAC address ff:ff:ff:ff:ff:ff).
102 struct ether_addr mac[MLX5_MAX_MAC_ADDRESSES];
103 BITFIELD_DECLARE(mac_configured, uint32_t, MLX5_MAX_MAC_ADDRESSES);
104 uint16_t vlan_filter[MLX5_MAX_VLAN_IDS]; /* VLAN filters table. */
105 unsigned int vlan_filter_n; /* Number of configured VLAN filters. */
106 /* Device properties. */
107 uint16_t mtu; /* Configured MTU. */
108 uint8_t port; /* Physical port number. */
109 unsigned int started:1; /* Device started, flows enabled. */
110 unsigned int promisc_req:1; /* Promiscuous mode requested. */
111 unsigned int allmulti_req:1; /* All multicast mode requested. */
112 unsigned int hw_csum:1; /* Checksum offload is supported. */
113 unsigned int hw_csum_l2tun:1; /* Same for L2 tunnels. */
114 unsigned int hw_vlan_strip:1; /* VLAN stripping is supported. */
115 unsigned int hw_fcs_strip:1; /* FCS stripping is supported. */
116 unsigned int hw_padding:1; /* End alignment padding is supported. */
117 unsigned int sriov:1; /* This is a VF or PF with VF devices. */
118 unsigned int mps:1; /* Whether multi-packet send is supported. */
119 unsigned int cqe_comp:1; /* Whether CQE compression is enabled. */
120 unsigned int pending_alarm:1; /* An alarm is pending. */
121 unsigned int txq_inline; /* Maximum packet size for inlining. */
122 unsigned int txqs_inline; /* Queue number threshold for inlining. */
124 unsigned int rxqs_n; /* RX queues array size. */
125 unsigned int txqs_n; /* TX queues array size. */
126 struct rxq *(*rxqs)[]; /* RX queues. */
127 struct txq *(*txqs)[]; /* TX queues. */
128 /* Indirection tables referencing all RX WQs. */
129 struct ibv_exp_rwq_ind_table *(*ind_tables)[];
130 unsigned int ind_tables_n; /* Number of indirection tables. */
131 unsigned int ind_table_max_size; /* Maximum indirection table size. */
132 /* Hash RX QPs feeding the indirection table. */
133 struct hash_rxq (*hash_rxqs)[];
134 unsigned int hash_rxqs_n; /* Hash RX QPs array size. */
135 /* RSS configuration array indexed by hash RX queue type. */
136 struct rte_eth_rss_conf *(*rss_conf)[];
137 uint64_t rss_hf; /* RSS DPDK bit field of active RSS. */
138 struct rte_intr_handle intr_handle; /* Interrupt handler. */
139 unsigned int (*reta_idx)[]; /* RETA index table. */
140 unsigned int reta_idx_n; /* RETA index size. */
141 struct fdir_filter_list *fdir_filter_list; /* Flow director rules. */
142 struct fdir_queue *fdir_drop_queue; /* Flow director drop queue. */
143 LIST_HEAD(mlx5_flows, rte_flow) flows; /* RTE Flow rules. */
144 uint32_t link_speed_capa; /* Link speed capabilities. */
145 rte_spinlock_t lock; /* Lock for control functions. */
148 /* Local storage for secondary process data. */
149 struct mlx5_secondary_data {
150 struct rte_eth_dev_data data; /* Local device data. */
151 struct priv *primary_priv; /* Private structure from primary. */
152 struct rte_eth_dev_data *shared_dev_data; /* Shared device data. */
153 rte_spinlock_t lock; /* Port configuration lock. */
154 } mlx5_secondary_data[RTE_MAX_ETHPORTS];
157 * Lock private structure to protect it from concurrent access in the
161 * Pointer to private structure.
164 priv_lock(struct priv *priv)
166 rte_spinlock_lock(&priv->lock);
170 * Unlock private structure.
173 * Pointer to private structure.
176 priv_unlock(struct priv *priv)
178 rte_spinlock_unlock(&priv->lock);
183 int mlx5_getenv_int(const char *);
187 struct priv *mlx5_get_priv(struct rte_eth_dev *dev);
188 int mlx5_is_secondary(void);
189 int priv_get_ifname(const struct priv *, char (*)[IF_NAMESIZE]);
190 int priv_ifreq(const struct priv *, int req, struct ifreq *);
191 int priv_get_num_vfs(struct priv *, uint16_t *);
192 int priv_get_mtu(struct priv *, uint16_t *);
193 int priv_set_flags(struct priv *, unsigned int, unsigned int);
194 int mlx5_dev_configure(struct rte_eth_dev *);
195 void mlx5_dev_infos_get(struct rte_eth_dev *, struct rte_eth_dev_info *);
196 const uint32_t *mlx5_dev_supported_ptypes_get(struct rte_eth_dev *dev);
197 int mlx5_link_update_unlocked(struct rte_eth_dev *, int);
198 int mlx5_link_update(struct rte_eth_dev *, int);
199 int mlx5_dev_set_mtu(struct rte_eth_dev *, uint16_t);
200 int mlx5_dev_get_flow_ctrl(struct rte_eth_dev *, struct rte_eth_fc_conf *);
201 int mlx5_dev_set_flow_ctrl(struct rte_eth_dev *, struct rte_eth_fc_conf *);
202 int mlx5_ibv_device_to_pci_addr(const struct ibv_device *,
203 struct rte_pci_addr *);
204 void mlx5_dev_link_status_handler(void *);
205 void mlx5_dev_interrupt_handler(struct rte_intr_handle *, void *);
206 void priv_dev_interrupt_handler_uninstall(struct priv *, struct rte_eth_dev *);
207 void priv_dev_interrupt_handler_install(struct priv *, struct rte_eth_dev *);
208 int mlx5_set_link_down(struct rte_eth_dev *dev);
209 int mlx5_set_link_up(struct rte_eth_dev *dev);
210 struct priv *mlx5_secondary_data_setup(struct priv *priv);
211 void priv_select_tx_function(struct priv *);
212 void priv_select_rx_function(struct priv *);
216 int priv_get_mac(struct priv *, uint8_t (*)[ETHER_ADDR_LEN]);
217 void hash_rxq_mac_addrs_del(struct hash_rxq *);
218 void priv_mac_addrs_disable(struct priv *);
219 void mlx5_mac_addr_remove(struct rte_eth_dev *, uint32_t);
220 int hash_rxq_mac_addrs_add(struct hash_rxq *);
221 int priv_mac_addr_add(struct priv *, unsigned int,
222 const uint8_t (*)[ETHER_ADDR_LEN]);
223 int priv_mac_addrs_enable(struct priv *);
224 void mlx5_mac_addr_add(struct rte_eth_dev *, struct ether_addr *, uint32_t,
226 void mlx5_mac_addr_set(struct rte_eth_dev *, struct ether_addr *);
230 int rss_hash_rss_conf_new_key(struct priv *, const uint8_t *, unsigned int,
232 int mlx5_rss_hash_update(struct rte_eth_dev *, struct rte_eth_rss_conf *);
233 int mlx5_rss_hash_conf_get(struct rte_eth_dev *, struct rte_eth_rss_conf *);
234 int priv_rss_reta_index_resize(struct priv *, unsigned int);
235 int mlx5_dev_rss_reta_query(struct rte_eth_dev *,
236 struct rte_eth_rss_reta_entry64 *, uint16_t);
237 int mlx5_dev_rss_reta_update(struct rte_eth_dev *,
238 struct rte_eth_rss_reta_entry64 *, uint16_t);
242 int priv_special_flow_enable(struct priv *, enum hash_rxq_flow_type);
243 void priv_special_flow_disable(struct priv *, enum hash_rxq_flow_type);
244 int priv_special_flow_enable_all(struct priv *);
245 void priv_special_flow_disable_all(struct priv *);
246 void mlx5_promiscuous_enable(struct rte_eth_dev *);
247 void mlx5_promiscuous_disable(struct rte_eth_dev *);
248 void mlx5_allmulticast_enable(struct rte_eth_dev *);
249 void mlx5_allmulticast_disable(struct rte_eth_dev *);
253 void mlx5_stats_get(struct rte_eth_dev *, struct rte_eth_stats *);
254 void mlx5_stats_reset(struct rte_eth_dev *);
258 int mlx5_vlan_filter_set(struct rte_eth_dev *, uint16_t, int);
259 void mlx5_vlan_offload_set(struct rte_eth_dev *, int);
260 void mlx5_vlan_strip_queue_set(struct rte_eth_dev *, uint16_t, int);
264 int mlx5_dev_start(struct rte_eth_dev *);
265 void mlx5_dev_stop(struct rte_eth_dev *);
269 void priv_fdir_queue_destroy(struct priv *, struct fdir_queue *);
270 int fdir_init_filters_list(struct priv *);
271 void priv_fdir_delete_filters_list(struct priv *);
272 void priv_fdir_disable(struct priv *);
273 void priv_fdir_enable(struct priv *);
274 int mlx5_dev_filter_ctrl(struct rte_eth_dev *, enum rte_filter_type,
275 enum rte_filter_op, void *);
279 int mlx5_flow_validate(struct rte_eth_dev *, const struct rte_flow_attr *,
280 const struct rte_flow_item [],
281 const struct rte_flow_action [],
282 struct rte_flow_error *);
283 struct rte_flow *mlx5_flow_create(struct rte_eth_dev *,
284 const struct rte_flow_attr *,
285 const struct rte_flow_item [],
286 const struct rte_flow_action [],
287 struct rte_flow_error *);
288 int mlx5_flow_destroy(struct rte_eth_dev *, struct rte_flow *,
289 struct rte_flow_error *);
290 int mlx5_flow_flush(struct rte_eth_dev *, struct rte_flow_error *);
291 int priv_flow_start(struct priv *);
292 void priv_flow_stop(struct priv *);
294 #endif /* RTE_PMD_MLX5_H_ */