2 * Copyright (c) 2007-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
31 #ifndef _SYS_EFX_IMPL_H
32 #define _SYS_EFX_IMPL_H
36 #include "efx_regs_ef10.h"
38 /* FIXME: Add definition for driver generated software events */
39 #ifndef ESE_DZ_EV_CODE_DRV_GEN_EV
40 #define ESE_DZ_EV_CODE_DRV_GEN_EV FSE_AZ_EV_CODE_DRV_GEN_EV
45 #include "siena_impl.h"
46 #endif /* EFSYS_OPT_SIENA */
48 #if EFSYS_OPT_HUNTINGTON
49 #include "hunt_impl.h"
50 #endif /* EFSYS_OPT_HUNTINGTON */
53 #include "medford_impl.h"
54 #endif /* EFSYS_OPT_MEDFORD */
56 #if (EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD)
57 #include "ef10_impl.h"
58 #endif /* (EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD) */
64 #define EFX_MOD_MCDI 0x00000001
65 #define EFX_MOD_PROBE 0x00000002
66 #define EFX_MOD_NVRAM 0x00000004
67 #define EFX_MOD_VPD 0x00000008
68 #define EFX_MOD_NIC 0x00000010
69 #define EFX_MOD_INTR 0x00000020
70 #define EFX_MOD_EV 0x00000040
71 #define EFX_MOD_RX 0x00000080
72 #define EFX_MOD_TX 0x00000100
73 #define EFX_MOD_PORT 0x00000200
74 #define EFX_MOD_MON 0x00000400
75 #define EFX_MOD_FILTER 0x00001000
76 #define EFX_MOD_LIC 0x00002000
78 #define EFX_RESET_PHY 0x00000001
79 #define EFX_RESET_RXQ_ERR 0x00000002
80 #define EFX_RESET_TXQ_ERR 0x00000004
82 typedef enum efx_mac_type_e {
90 typedef struct efx_ev_ops_s {
91 efx_rc_t (*eevo_init)(efx_nic_t *);
92 void (*eevo_fini)(efx_nic_t *);
93 efx_rc_t (*eevo_qcreate)(efx_nic_t *, unsigned int,
94 efsys_mem_t *, size_t, uint32_t,
95 uint32_t, uint32_t, efx_evq_t *);
96 void (*eevo_qdestroy)(efx_evq_t *);
97 efx_rc_t (*eevo_qprime)(efx_evq_t *, unsigned int);
98 void (*eevo_qpost)(efx_evq_t *, uint16_t);
99 efx_rc_t (*eevo_qmoderate)(efx_evq_t *, unsigned int);
101 void (*eevo_qstats_update)(efx_evq_t *, efsys_stat_t *);
105 typedef struct efx_tx_ops_s {
106 efx_rc_t (*etxo_init)(efx_nic_t *);
107 void (*etxo_fini)(efx_nic_t *);
108 efx_rc_t (*etxo_qcreate)(efx_nic_t *,
109 unsigned int, unsigned int,
110 efsys_mem_t *, size_t,
112 efx_evq_t *, efx_txq_t *,
114 void (*etxo_qdestroy)(efx_txq_t *);
115 efx_rc_t (*etxo_qpost)(efx_txq_t *, efx_buffer_t *,
116 unsigned int, unsigned int,
118 void (*etxo_qpush)(efx_txq_t *, unsigned int, unsigned int);
119 efx_rc_t (*etxo_qpace)(efx_txq_t *, unsigned int);
120 efx_rc_t (*etxo_qflush)(efx_txq_t *);
121 void (*etxo_qenable)(efx_txq_t *);
122 efx_rc_t (*etxo_qpio_enable)(efx_txq_t *);
123 void (*etxo_qpio_disable)(efx_txq_t *);
124 efx_rc_t (*etxo_qpio_write)(efx_txq_t *, uint8_t *, size_t,
126 efx_rc_t (*etxo_qpio_post)(efx_txq_t *, size_t, unsigned int,
128 efx_rc_t (*etxo_qdesc_post)(efx_txq_t *, efx_desc_t *,
129 unsigned int, unsigned int,
131 void (*etxo_qdesc_dma_create)(efx_txq_t *, efsys_dma_addr_t,
134 void (*etxo_qdesc_tso_create)(efx_txq_t *, uint16_t,
137 void (*etxo_qdesc_tso2_create)(efx_txq_t *, uint16_t,
140 void (*etxo_qdesc_vlantci_create)(efx_txq_t *, uint16_t,
143 void (*etxo_qstats_update)(efx_txq_t *,
148 typedef struct efx_rx_ops_s {
149 efx_rc_t (*erxo_init)(efx_nic_t *);
150 void (*erxo_fini)(efx_nic_t *);
151 #if EFSYS_OPT_RX_SCATTER
152 efx_rc_t (*erxo_scatter_enable)(efx_nic_t *, unsigned int);
154 #if EFSYS_OPT_RX_SCALE
155 efx_rc_t (*erxo_scale_context_alloc)(efx_nic_t *,
156 efx_rx_scale_context_type_t,
157 uint32_t, uint32_t *);
158 efx_rc_t (*erxo_scale_context_free)(efx_nic_t *, uint32_t);
159 efx_rc_t (*erxo_scale_mode_set)(efx_nic_t *, uint32_t,
161 efx_rx_hash_type_t, boolean_t);
162 efx_rc_t (*erxo_scale_key_set)(efx_nic_t *, uint32_t,
164 efx_rc_t (*erxo_scale_tbl_set)(efx_nic_t *, uint32_t,
165 unsigned int *, size_t);
166 uint32_t (*erxo_prefix_hash)(efx_nic_t *, efx_rx_hash_alg_t,
168 #endif /* EFSYS_OPT_RX_SCALE */
169 efx_rc_t (*erxo_prefix_pktlen)(efx_nic_t *, uint8_t *,
171 void (*erxo_qpost)(efx_rxq_t *, efsys_dma_addr_t *, size_t,
172 unsigned int, unsigned int,
174 void (*erxo_qpush)(efx_rxq_t *, unsigned int, unsigned int *);
175 #if EFSYS_OPT_RX_PACKED_STREAM
176 void (*erxo_qps_update_credits)(efx_rxq_t *);
177 uint8_t * (*erxo_qps_packet_info)(efx_rxq_t *, uint8_t *,
179 uint16_t *, uint32_t *, uint32_t *);
181 efx_rc_t (*erxo_qflush)(efx_rxq_t *);
182 void (*erxo_qenable)(efx_rxq_t *);
183 efx_rc_t (*erxo_qcreate)(efx_nic_t *enp, unsigned int,
184 unsigned int, efx_rxq_type_t,
185 efsys_mem_t *, size_t, uint32_t,
186 efx_evq_t *, efx_rxq_t *);
187 void (*erxo_qdestroy)(efx_rxq_t *);
190 typedef struct efx_mac_ops_s {
191 efx_rc_t (*emo_poll)(efx_nic_t *, efx_link_mode_t *);
192 efx_rc_t (*emo_up)(efx_nic_t *, boolean_t *);
193 efx_rc_t (*emo_addr_set)(efx_nic_t *);
194 efx_rc_t (*emo_pdu_set)(efx_nic_t *);
195 efx_rc_t (*emo_pdu_get)(efx_nic_t *, size_t *);
196 efx_rc_t (*emo_reconfigure)(efx_nic_t *);
197 efx_rc_t (*emo_multicast_list_set)(efx_nic_t *);
198 efx_rc_t (*emo_filter_default_rxq_set)(efx_nic_t *,
199 efx_rxq_t *, boolean_t);
200 void (*emo_filter_default_rxq_clear)(efx_nic_t *);
201 #if EFSYS_OPT_LOOPBACK
202 efx_rc_t (*emo_loopback_set)(efx_nic_t *, efx_link_mode_t,
203 efx_loopback_type_t);
204 #endif /* EFSYS_OPT_LOOPBACK */
205 #if EFSYS_OPT_MAC_STATS
206 efx_rc_t (*emo_stats_get_mask)(efx_nic_t *, uint32_t *, size_t);
207 efx_rc_t (*emo_stats_clear)(efx_nic_t *);
208 efx_rc_t (*emo_stats_upload)(efx_nic_t *, efsys_mem_t *);
209 efx_rc_t (*emo_stats_periodic)(efx_nic_t *, efsys_mem_t *,
210 uint16_t, boolean_t);
211 efx_rc_t (*emo_stats_update)(efx_nic_t *, efsys_mem_t *,
212 efsys_stat_t *, uint32_t *);
213 #endif /* EFSYS_OPT_MAC_STATS */
216 typedef struct efx_phy_ops_s {
217 efx_rc_t (*epo_power)(efx_nic_t *, boolean_t); /* optional */
218 efx_rc_t (*epo_reset)(efx_nic_t *);
219 efx_rc_t (*epo_reconfigure)(efx_nic_t *);
220 efx_rc_t (*epo_verify)(efx_nic_t *);
221 efx_rc_t (*epo_oui_get)(efx_nic_t *, uint32_t *);
222 #if EFSYS_OPT_PHY_STATS
223 efx_rc_t (*epo_stats_update)(efx_nic_t *, efsys_mem_t *,
225 #endif /* EFSYS_OPT_PHY_STATS */
227 efx_rc_t (*epo_bist_enable_offline)(efx_nic_t *);
228 efx_rc_t (*epo_bist_start)(efx_nic_t *, efx_bist_type_t);
229 efx_rc_t (*epo_bist_poll)(efx_nic_t *, efx_bist_type_t,
230 efx_bist_result_t *, uint32_t *,
231 unsigned long *, size_t);
232 void (*epo_bist_stop)(efx_nic_t *, efx_bist_type_t);
233 #endif /* EFSYS_OPT_BIST */
237 typedef struct efx_filter_ops_s {
238 efx_rc_t (*efo_init)(efx_nic_t *);
239 void (*efo_fini)(efx_nic_t *);
240 efx_rc_t (*efo_restore)(efx_nic_t *);
241 efx_rc_t (*efo_add)(efx_nic_t *, efx_filter_spec_t *,
242 boolean_t may_replace);
243 efx_rc_t (*efo_delete)(efx_nic_t *, efx_filter_spec_t *);
244 efx_rc_t (*efo_supported_filters)(efx_nic_t *, uint32_t *,
246 efx_rc_t (*efo_reconfigure)(efx_nic_t *, uint8_t const *, boolean_t,
247 boolean_t, boolean_t, boolean_t,
248 uint8_t const *, uint32_t);
251 extern __checkReturn efx_rc_t
252 efx_filter_reconfigure(
254 __in_ecount(6) uint8_t const *mac_addr,
255 __in boolean_t all_unicst,
256 __in boolean_t mulcst,
257 __in boolean_t all_mulcst,
258 __in boolean_t brdcst,
259 __in_ecount(6*count) uint8_t const *addrs,
260 __in uint32_t count);
262 #endif /* EFSYS_OPT_FILTER */
265 typedef struct efx_port_s {
266 efx_mac_type_t ep_mac_type;
267 uint32_t ep_phy_type;
270 uint8_t ep_mac_addr[6];
271 efx_link_mode_t ep_link_mode;
272 boolean_t ep_all_unicst;
274 boolean_t ep_all_mulcst;
276 unsigned int ep_fcntl;
277 boolean_t ep_fcntl_autoneg;
278 efx_oword_t ep_multicst_hash[2];
279 uint8_t ep_mulcst_addr_list[EFX_MAC_ADDR_LEN *
280 EFX_MAC_MULTICAST_LIST_MAX];
281 uint32_t ep_mulcst_addr_count;
282 #if EFSYS_OPT_LOOPBACK
283 efx_loopback_type_t ep_loopback_type;
284 efx_link_mode_t ep_loopback_link_mode;
285 #endif /* EFSYS_OPT_LOOPBACK */
286 #if EFSYS_OPT_PHY_FLAGS
287 uint32_t ep_phy_flags;
288 #endif /* EFSYS_OPT_PHY_FLAGS */
289 #if EFSYS_OPT_PHY_LED_CONTROL
290 efx_phy_led_mode_t ep_phy_led_mode;
291 #endif /* EFSYS_OPT_PHY_LED_CONTROL */
292 efx_phy_media_type_t ep_fixed_port_type;
293 efx_phy_media_type_t ep_module_type;
294 uint32_t ep_adv_cap_mask;
295 uint32_t ep_lp_cap_mask;
296 uint32_t ep_default_adv_cap_mask;
297 uint32_t ep_phy_cap_mask;
298 boolean_t ep_mac_drain;
299 boolean_t ep_mac_stats_pending;
301 efx_bist_type_t ep_current_bist;
303 const efx_mac_ops_t *ep_emop;
304 const efx_phy_ops_t *ep_epop;
307 typedef struct efx_mon_ops_s {
308 #if EFSYS_OPT_MON_STATS
309 efx_rc_t (*emo_stats_update)(efx_nic_t *, efsys_mem_t *,
310 efx_mon_stat_value_t *);
311 #endif /* EFSYS_OPT_MON_STATS */
314 typedef struct efx_mon_s {
315 efx_mon_type_t em_type;
316 const efx_mon_ops_t *em_emop;
319 typedef struct efx_intr_ops_s {
320 efx_rc_t (*eio_init)(efx_nic_t *, efx_intr_type_t, efsys_mem_t *);
321 void (*eio_enable)(efx_nic_t *);
322 void (*eio_disable)(efx_nic_t *);
323 void (*eio_disable_unlocked)(efx_nic_t *);
324 efx_rc_t (*eio_trigger)(efx_nic_t *, unsigned int);
325 void (*eio_status_line)(efx_nic_t *, boolean_t *, uint32_t *);
326 void (*eio_status_message)(efx_nic_t *, unsigned int,
328 void (*eio_fatal)(efx_nic_t *);
329 void (*eio_fini)(efx_nic_t *);
332 typedef struct efx_intr_s {
333 const efx_intr_ops_t *ei_eiop;
334 efsys_mem_t *ei_esmp;
335 efx_intr_type_t ei_type;
336 unsigned int ei_level;
339 typedef struct efx_nic_ops_s {
340 efx_rc_t (*eno_probe)(efx_nic_t *);
341 efx_rc_t (*eno_board_cfg)(efx_nic_t *);
342 efx_rc_t (*eno_set_drv_limits)(efx_nic_t *, efx_drv_limits_t*);
343 efx_rc_t (*eno_reset)(efx_nic_t *);
344 efx_rc_t (*eno_init)(efx_nic_t *);
345 efx_rc_t (*eno_get_vi_pool)(efx_nic_t *, uint32_t *);
346 efx_rc_t (*eno_get_bar_region)(efx_nic_t *, efx_nic_region_t,
347 uint32_t *, size_t *);
349 efx_rc_t (*eno_register_test)(efx_nic_t *);
350 #endif /* EFSYS_OPT_DIAG */
351 void (*eno_fini)(efx_nic_t *);
352 void (*eno_unprobe)(efx_nic_t *);
355 #ifndef EFX_TXQ_LIMIT_TARGET
356 #define EFX_TXQ_LIMIT_TARGET 259
358 #ifndef EFX_RXQ_LIMIT_TARGET
359 #define EFX_RXQ_LIMIT_TARGET 512
361 #ifndef EFX_TXQ_DC_SIZE
362 #define EFX_TXQ_DC_SIZE 1 /* 16 descriptors */
364 #ifndef EFX_RXQ_DC_SIZE
365 #define EFX_RXQ_DC_SIZE 3 /* 64 descriptors */
372 typedef struct siena_filter_spec_s {
375 uint32_t sfs_dmaq_id;
376 uint32_t sfs_dword[3];
377 } siena_filter_spec_t;
379 typedef enum siena_filter_type_e {
380 EFX_SIENA_FILTER_RX_TCP_FULL, /* TCP/IPv4 {dIP,dTCP,sIP,sTCP} */
381 EFX_SIENA_FILTER_RX_TCP_WILD, /* TCP/IPv4 {dIP,dTCP, -, -} */
382 EFX_SIENA_FILTER_RX_UDP_FULL, /* UDP/IPv4 {dIP,dUDP,sIP,sUDP} */
383 EFX_SIENA_FILTER_RX_UDP_WILD, /* UDP/IPv4 {dIP,dUDP, -, -} */
384 EFX_SIENA_FILTER_RX_MAC_FULL, /* Ethernet {dMAC,VLAN} */
385 EFX_SIENA_FILTER_RX_MAC_WILD, /* Ethernet {dMAC, -} */
387 EFX_SIENA_FILTER_TX_TCP_FULL, /* TCP/IPv4 {dIP,dTCP,sIP,sTCP} */
388 EFX_SIENA_FILTER_TX_TCP_WILD, /* TCP/IPv4 { -, -,sIP,sTCP} */
389 EFX_SIENA_FILTER_TX_UDP_FULL, /* UDP/IPv4 {dIP,dTCP,sIP,sTCP} */
390 EFX_SIENA_FILTER_TX_UDP_WILD, /* UDP/IPv4 { -, -,sIP,sUDP} */
391 EFX_SIENA_FILTER_TX_MAC_FULL, /* Ethernet {sMAC,VLAN} */
392 EFX_SIENA_FILTER_TX_MAC_WILD, /* Ethernet {sMAC, -} */
394 EFX_SIENA_FILTER_NTYPES
395 } siena_filter_type_t;
397 typedef enum siena_filter_tbl_id_e {
398 EFX_SIENA_FILTER_TBL_RX_IP = 0,
399 EFX_SIENA_FILTER_TBL_RX_MAC,
400 EFX_SIENA_FILTER_TBL_TX_IP,
401 EFX_SIENA_FILTER_TBL_TX_MAC,
402 EFX_SIENA_FILTER_NTBLS
403 } siena_filter_tbl_id_t;
405 typedef struct siena_filter_tbl_s {
406 int sft_size; /* number of entries */
407 int sft_used; /* active count */
408 uint32_t *sft_bitmap; /* active bitmap */
409 siena_filter_spec_t *sft_spec; /* array of saved specs */
410 } siena_filter_tbl_t;
412 typedef struct siena_filter_s {
413 siena_filter_tbl_t sf_tbl[EFX_SIENA_FILTER_NTBLS];
414 unsigned int sf_depth[EFX_SIENA_FILTER_NTYPES];
417 #endif /* EFSYS_OPT_SIENA */
419 typedef struct efx_filter_s {
421 siena_filter_t *ef_siena_filter;
422 #endif /* EFSYS_OPT_SIENA */
423 #if EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD
424 ef10_filter_table_t *ef_ef10_filter_table;
425 #endif /* EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD */
431 siena_filter_tbl_clear(
433 __in siena_filter_tbl_id_t tbl);
435 #endif /* EFSYS_OPT_SIENA */
437 #endif /* EFSYS_OPT_FILTER */
441 typedef struct efx_mcdi_ops_s {
442 efx_rc_t (*emco_init)(efx_nic_t *, const efx_mcdi_transport_t *);
443 void (*emco_send_request)(efx_nic_t *, void *, size_t,
445 efx_rc_t (*emco_poll_reboot)(efx_nic_t *);
446 boolean_t (*emco_poll_response)(efx_nic_t *);
447 void (*emco_read_response)(efx_nic_t *, void *, size_t, size_t);
448 void (*emco_fini)(efx_nic_t *);
449 efx_rc_t (*emco_feature_supported)(efx_nic_t *,
450 efx_mcdi_feature_id_t, boolean_t *);
451 void (*emco_get_timeout)(efx_nic_t *, efx_mcdi_req_t *,
455 typedef struct efx_mcdi_s {
456 const efx_mcdi_ops_t *em_emcop;
457 const efx_mcdi_transport_t *em_emtp;
458 efx_mcdi_iface_t em_emip;
461 #endif /* EFSYS_OPT_MCDI */
464 typedef struct efx_nvram_ops_s {
466 efx_rc_t (*envo_test)(efx_nic_t *);
467 #endif /* EFSYS_OPT_DIAG */
468 efx_rc_t (*envo_type_to_partn)(efx_nic_t *, efx_nvram_type_t,
470 efx_rc_t (*envo_partn_size)(efx_nic_t *, uint32_t, size_t *);
471 efx_rc_t (*envo_partn_rw_start)(efx_nic_t *, uint32_t, size_t *);
472 efx_rc_t (*envo_partn_read)(efx_nic_t *, uint32_t,
473 unsigned int, caddr_t, size_t);
474 efx_rc_t (*envo_partn_erase)(efx_nic_t *, uint32_t,
475 unsigned int, size_t);
476 efx_rc_t (*envo_partn_write)(efx_nic_t *, uint32_t,
477 unsigned int, caddr_t, size_t);
478 efx_rc_t (*envo_partn_rw_finish)(efx_nic_t *, uint32_t);
479 efx_rc_t (*envo_partn_get_version)(efx_nic_t *, uint32_t,
480 uint32_t *, uint16_t *);
481 efx_rc_t (*envo_partn_set_version)(efx_nic_t *, uint32_t,
483 efx_rc_t (*envo_buffer_validate)(efx_nic_t *, uint32_t,
486 #endif /* EFSYS_OPT_NVRAM */
489 typedef struct efx_vpd_ops_s {
490 efx_rc_t (*evpdo_init)(efx_nic_t *);
491 efx_rc_t (*evpdo_size)(efx_nic_t *, size_t *);
492 efx_rc_t (*evpdo_read)(efx_nic_t *, caddr_t, size_t);
493 efx_rc_t (*evpdo_verify)(efx_nic_t *, caddr_t, size_t);
494 efx_rc_t (*evpdo_reinit)(efx_nic_t *, caddr_t, size_t);
495 efx_rc_t (*evpdo_get)(efx_nic_t *, caddr_t, size_t,
497 efx_rc_t (*evpdo_set)(efx_nic_t *, caddr_t, size_t,
499 efx_rc_t (*evpdo_next)(efx_nic_t *, caddr_t, size_t,
500 efx_vpd_value_t *, unsigned int *);
501 efx_rc_t (*evpdo_write)(efx_nic_t *, caddr_t, size_t);
502 void (*evpdo_fini)(efx_nic_t *);
504 #endif /* EFSYS_OPT_VPD */
506 #if EFSYS_OPT_VPD || EFSYS_OPT_NVRAM
508 __checkReturn efx_rc_t
509 efx_mcdi_nvram_partitions(
511 __out_bcount(size) caddr_t data,
513 __out unsigned int *npartnp);
515 __checkReturn efx_rc_t
516 efx_mcdi_nvram_metadata(
519 __out uint32_t *subtypep,
520 __out_ecount(4) uint16_t version[4],
521 __out_bcount_opt(size) char *descp,
524 __checkReturn efx_rc_t
528 __out_opt size_t *sizep,
529 __out_opt uint32_t *addressp,
530 __out_opt uint32_t *erase_sizep,
531 __out_opt uint32_t *write_sizep);
533 __checkReturn efx_rc_t
534 efx_mcdi_nvram_update_start(
536 __in uint32_t partn);
538 __checkReturn efx_rc_t
542 __in uint32_t offset,
543 __out_bcount(size) caddr_t data,
547 __checkReturn efx_rc_t
548 efx_mcdi_nvram_erase(
551 __in uint32_t offset,
554 __checkReturn efx_rc_t
555 efx_mcdi_nvram_write(
558 __in uint32_t offset,
559 __out_bcount(size) caddr_t data,
562 __checkReturn efx_rc_t
563 efx_mcdi_nvram_update_finish(
566 __in boolean_t reboot,
567 __out_opt uint32_t *resultp);
571 __checkReturn efx_rc_t
574 __in uint32_t partn);
576 #endif /* EFSYS_OPT_DIAG */
578 #endif /* EFSYS_OPT_VPD || EFSYS_OPT_NVRAM */
580 #if EFSYS_OPT_LICENSING
582 typedef struct efx_lic_ops_s {
583 efx_rc_t (*elo_update_licenses)(efx_nic_t *);
584 efx_rc_t (*elo_get_key_stats)(efx_nic_t *, efx_key_stats_t *);
585 efx_rc_t (*elo_app_state)(efx_nic_t *, uint64_t, boolean_t *);
586 efx_rc_t (*elo_get_id)(efx_nic_t *, size_t, uint32_t *,
587 size_t *, uint8_t *);
588 efx_rc_t (*elo_find_start)
589 (efx_nic_t *, caddr_t, size_t, uint32_t *);
590 efx_rc_t (*elo_find_end)(efx_nic_t *, caddr_t, size_t,
591 uint32_t, uint32_t *);
592 boolean_t (*elo_find_key)(efx_nic_t *, caddr_t, size_t,
593 uint32_t, uint32_t *, uint32_t *);
594 boolean_t (*elo_validate_key)(efx_nic_t *,
596 efx_rc_t (*elo_read_key)(efx_nic_t *,
597 caddr_t, size_t, uint32_t, uint32_t,
598 caddr_t, size_t, uint32_t *);
599 efx_rc_t (*elo_write_key)(efx_nic_t *,
600 caddr_t, size_t, uint32_t,
601 caddr_t, uint32_t, uint32_t *);
602 efx_rc_t (*elo_delete_key)(efx_nic_t *,
603 caddr_t, size_t, uint32_t,
604 uint32_t, uint32_t, uint32_t *);
605 efx_rc_t (*elo_create_partition)(efx_nic_t *,
607 efx_rc_t (*elo_finish_partition)(efx_nic_t *,
613 typedef struct efx_drv_cfg_s {
614 uint32_t edc_min_vi_count;
615 uint32_t edc_max_vi_count;
617 uint32_t edc_max_piobuf_count;
618 uint32_t edc_pio_alloc_size;
623 efx_family_t en_family;
624 uint32_t en_features;
625 efsys_identifier_t *en_esip;
626 efsys_lock_t *en_eslp;
627 efsys_bar_t *en_esbp;
628 unsigned int en_mod_flags;
629 unsigned int en_reset_flags;
630 efx_nic_cfg_t en_nic_cfg;
631 efx_drv_cfg_t en_drv_cfg;
635 uint32_t en_ev_qcount;
636 uint32_t en_rx_qcount;
637 uint32_t en_tx_qcount;
638 const efx_nic_ops_t *en_enop;
639 const efx_ev_ops_t *en_eevop;
640 const efx_tx_ops_t *en_etxop;
641 const efx_rx_ops_t *en_erxop;
643 efx_filter_t en_filter;
644 const efx_filter_ops_t *en_efop;
645 #endif /* EFSYS_OPT_FILTER */
648 #endif /* EFSYS_OPT_MCDI */
650 efx_nvram_type_t en_nvram_locked;
651 const efx_nvram_ops_t *en_envop;
652 #endif /* EFSYS_OPT_NVRAM */
654 const efx_vpd_ops_t *en_evpdop;
655 #endif /* EFSYS_OPT_VPD */
656 #if EFSYS_OPT_RX_SCALE
657 efx_rx_hash_support_t en_hash_support;
658 efx_rx_scale_context_type_t en_rss_context_type;
659 uint32_t en_rss_context;
660 #endif /* EFSYS_OPT_RX_SCALE */
661 uint32_t en_vport_id;
662 #if EFSYS_OPT_LICENSING
663 const efx_lic_ops_t *en_elop;
664 boolean_t en_licensing_supported;
669 #if EFSYS_OPT_NVRAM || EFSYS_OPT_VPD
670 unsigned int enu_partn_mask;
671 #endif /* EFSYS_OPT_NVRAM || EFSYS_OPT_VPD */
674 size_t enu_svpd_length;
675 #endif /* EFSYS_OPT_VPD */
678 #endif /* EFSYS_OPT_SIENA */
681 #if (EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD)
689 size_t ena_svpd_length;
690 #endif /* EFSYS_OPT_VPD */
691 efx_piobuf_handle_t ena_piobuf_handle[EF10_MAX_PIOBUF_NBUFS];
692 uint32_t ena_piobuf_count;
693 uint32_t ena_pio_alloc_map[EF10_MAX_PIOBUF_NBUFS];
694 uint32_t ena_pio_write_vi_base;
695 /* Memory BAR mapping regions */
696 uint32_t ena_uc_mem_map_offset;
697 size_t ena_uc_mem_map_size;
698 uint32_t ena_wc_mem_map_offset;
699 size_t ena_wc_mem_map_size;
702 #endif /* (EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD) */
706 #define EFX_NIC_MAGIC 0x02121996
708 typedef boolean_t (*efx_ev_handler_t)(efx_evq_t *, efx_qword_t *,
709 const efx_ev_callbacks_t *, void *);
711 typedef struct efx_evq_rxq_state_s {
712 unsigned int eers_rx_read_ptr;
713 unsigned int eers_rx_mask;
714 #if EFSYS_OPT_RX_PACKED_STREAM
715 unsigned int eers_rx_stream_npackets;
716 boolean_t eers_rx_packed_stream;
717 unsigned int eers_rx_packed_stream_credits;
719 } efx_evq_rxq_state_t;
724 unsigned int ee_index;
725 unsigned int ee_mask;
726 efsys_mem_t *ee_esmp;
728 uint32_t ee_stat[EV_NQSTATS];
729 #endif /* EFSYS_OPT_QSTATS */
731 efx_ev_handler_t ee_rx;
732 efx_ev_handler_t ee_tx;
733 efx_ev_handler_t ee_driver;
734 efx_ev_handler_t ee_global;
735 efx_ev_handler_t ee_drv_gen;
737 efx_ev_handler_t ee_mcdi;
738 #endif /* EFSYS_OPT_MCDI */
740 efx_evq_rxq_state_t ee_rxq_state[EFX_EV_RX_NLABELS];
745 #define EFX_EVQ_MAGIC 0x08081997
747 #define EFX_EVQ_SIENA_TIMER_QUANTUM_NS 6144 /* 768 cycles */
753 unsigned int er_index;
754 unsigned int er_label;
755 unsigned int er_mask;
756 efsys_mem_t *er_esmp;
759 #define EFX_RXQ_MAGIC 0x15022005
764 unsigned int et_index;
765 unsigned int et_mask;
766 efsys_mem_t *et_esmp;
767 #if EFSYS_OPT_HUNTINGTON
768 uint32_t et_pio_bufnum;
769 uint32_t et_pio_blknum;
770 uint32_t et_pio_write_offset;
771 uint32_t et_pio_offset;
775 uint32_t et_stat[TX_NQSTATS];
776 #endif /* EFSYS_OPT_QSTATS */
779 #define EFX_TXQ_MAGIC 0x05092005
781 #define EFX_MAC_ADDR_COPY(_dst, _src) \
783 (_dst)[0] = (_src)[0]; \
784 (_dst)[1] = (_src)[1]; \
785 (_dst)[2] = (_src)[2]; \
786 (_dst)[3] = (_src)[3]; \
787 (_dst)[4] = (_src)[4]; \
788 (_dst)[5] = (_src)[5]; \
789 _NOTE(CONSTANTCONDITION) \
792 #define EFX_MAC_BROADCAST_ADDR_SET(_dst) \
794 uint16_t *_d = (uint16_t *)(_dst); \
798 _NOTE(CONSTANTCONDITION) \
801 #if EFSYS_OPT_CHECK_REG
802 #define EFX_CHECK_REG(_enp, _reg) \
804 const char *name = #_reg; \
805 char min = name[4]; \
806 char max = name[5]; \
809 switch ((_enp)->en_family) { \
810 case EFX_FAMILY_SIENA: \
814 case EFX_FAMILY_HUNTINGTON: \
818 case EFX_FAMILY_MEDFORD: \
827 EFSYS_ASSERT3S(rev, >=, min); \
828 EFSYS_ASSERT3S(rev, <=, max); \
830 _NOTE(CONSTANTCONDITION) \
833 #define EFX_CHECK_REG(_enp, _reg) do { \
834 _NOTE(CONSTANTCONDITION) \
838 #define EFX_BAR_READD(_enp, _reg, _edp, _lock) \
840 EFX_CHECK_REG((_enp), (_reg)); \
841 EFSYS_BAR_READD((_enp)->en_esbp, _reg ## _OFST, \
843 EFSYS_PROBE3(efx_bar_readd, const char *, #_reg, \
844 uint32_t, _reg ## _OFST, \
845 uint32_t, (_edp)->ed_u32[0]); \
846 _NOTE(CONSTANTCONDITION) \
849 #define EFX_BAR_WRITED(_enp, _reg, _edp, _lock) \
851 EFX_CHECK_REG((_enp), (_reg)); \
852 EFSYS_PROBE3(efx_bar_writed, const char *, #_reg, \
853 uint32_t, _reg ## _OFST, \
854 uint32_t, (_edp)->ed_u32[0]); \
855 EFSYS_BAR_WRITED((_enp)->en_esbp, _reg ## _OFST, \
857 _NOTE(CONSTANTCONDITION) \
860 #define EFX_BAR_READQ(_enp, _reg, _eqp) \
862 EFX_CHECK_REG((_enp), (_reg)); \
863 EFSYS_BAR_READQ((_enp)->en_esbp, _reg ## _OFST, \
865 EFSYS_PROBE4(efx_bar_readq, const char *, #_reg, \
866 uint32_t, _reg ## _OFST, \
867 uint32_t, (_eqp)->eq_u32[1], \
868 uint32_t, (_eqp)->eq_u32[0]); \
869 _NOTE(CONSTANTCONDITION) \
872 #define EFX_BAR_WRITEQ(_enp, _reg, _eqp) \
874 EFX_CHECK_REG((_enp), (_reg)); \
875 EFSYS_PROBE4(efx_bar_writeq, const char *, #_reg, \
876 uint32_t, _reg ## _OFST, \
877 uint32_t, (_eqp)->eq_u32[1], \
878 uint32_t, (_eqp)->eq_u32[0]); \
879 EFSYS_BAR_WRITEQ((_enp)->en_esbp, _reg ## _OFST, \
881 _NOTE(CONSTANTCONDITION) \
884 #define EFX_BAR_READO(_enp, _reg, _eop) \
886 EFX_CHECK_REG((_enp), (_reg)); \
887 EFSYS_BAR_READO((_enp)->en_esbp, _reg ## _OFST, \
889 EFSYS_PROBE6(efx_bar_reado, const char *, #_reg, \
890 uint32_t, _reg ## _OFST, \
891 uint32_t, (_eop)->eo_u32[3], \
892 uint32_t, (_eop)->eo_u32[2], \
893 uint32_t, (_eop)->eo_u32[1], \
894 uint32_t, (_eop)->eo_u32[0]); \
895 _NOTE(CONSTANTCONDITION) \
898 #define EFX_BAR_WRITEO(_enp, _reg, _eop) \
900 EFX_CHECK_REG((_enp), (_reg)); \
901 EFSYS_PROBE6(efx_bar_writeo, const char *, #_reg, \
902 uint32_t, _reg ## _OFST, \
903 uint32_t, (_eop)->eo_u32[3], \
904 uint32_t, (_eop)->eo_u32[2], \
905 uint32_t, (_eop)->eo_u32[1], \
906 uint32_t, (_eop)->eo_u32[0]); \
907 EFSYS_BAR_WRITEO((_enp)->en_esbp, _reg ## _OFST, \
909 _NOTE(CONSTANTCONDITION) \
912 #define EFX_BAR_TBL_READD(_enp, _reg, _index, _edp, _lock) \
914 EFX_CHECK_REG((_enp), (_reg)); \
915 EFSYS_BAR_READD((_enp)->en_esbp, \
916 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
918 EFSYS_PROBE4(efx_bar_tbl_readd, const char *, #_reg, \
919 uint32_t, (_index), \
920 uint32_t, _reg ## _OFST, \
921 uint32_t, (_edp)->ed_u32[0]); \
922 _NOTE(CONSTANTCONDITION) \
925 #define EFX_BAR_TBL_WRITED(_enp, _reg, _index, _edp, _lock) \
927 EFX_CHECK_REG((_enp), (_reg)); \
928 EFSYS_PROBE4(efx_bar_tbl_writed, const char *, #_reg, \
929 uint32_t, (_index), \
930 uint32_t, _reg ## _OFST, \
931 uint32_t, (_edp)->ed_u32[0]); \
932 EFSYS_BAR_WRITED((_enp)->en_esbp, \
933 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
935 _NOTE(CONSTANTCONDITION) \
938 #define EFX_BAR_TBL_WRITED2(_enp, _reg, _index, _edp, _lock) \
940 EFX_CHECK_REG((_enp), (_reg)); \
941 EFSYS_PROBE4(efx_bar_tbl_writed, const char *, #_reg, \
942 uint32_t, (_index), \
943 uint32_t, _reg ## _OFST, \
944 uint32_t, (_edp)->ed_u32[0]); \
945 EFSYS_BAR_WRITED((_enp)->en_esbp, \
947 (2 * sizeof (efx_dword_t)) + \
948 ((_index) * _reg ## _STEP)), \
950 _NOTE(CONSTANTCONDITION) \
953 #define EFX_BAR_TBL_WRITED3(_enp, _reg, _index, _edp, _lock) \
955 EFX_CHECK_REG((_enp), (_reg)); \
956 EFSYS_PROBE4(efx_bar_tbl_writed, const char *, #_reg, \
957 uint32_t, (_index), \
958 uint32_t, _reg ## _OFST, \
959 uint32_t, (_edp)->ed_u32[0]); \
960 EFSYS_BAR_WRITED((_enp)->en_esbp, \
962 (3 * sizeof (efx_dword_t)) + \
963 ((_index) * _reg ## _STEP)), \
965 _NOTE(CONSTANTCONDITION) \
968 #define EFX_BAR_TBL_READQ(_enp, _reg, _index, _eqp) \
970 EFX_CHECK_REG((_enp), (_reg)); \
971 EFSYS_BAR_READQ((_enp)->en_esbp, \
972 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
974 EFSYS_PROBE5(efx_bar_tbl_readq, const char *, #_reg, \
975 uint32_t, (_index), \
976 uint32_t, _reg ## _OFST, \
977 uint32_t, (_eqp)->eq_u32[1], \
978 uint32_t, (_eqp)->eq_u32[0]); \
979 _NOTE(CONSTANTCONDITION) \
982 #define EFX_BAR_TBL_WRITEQ(_enp, _reg, _index, _eqp) \
984 EFX_CHECK_REG((_enp), (_reg)); \
985 EFSYS_PROBE5(efx_bar_tbl_writeq, const char *, #_reg, \
986 uint32_t, (_index), \
987 uint32_t, _reg ## _OFST, \
988 uint32_t, (_eqp)->eq_u32[1], \
989 uint32_t, (_eqp)->eq_u32[0]); \
990 EFSYS_BAR_WRITEQ((_enp)->en_esbp, \
991 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
993 _NOTE(CONSTANTCONDITION) \
996 #define EFX_BAR_TBL_READO(_enp, _reg, _index, _eop, _lock) \
998 EFX_CHECK_REG((_enp), (_reg)); \
999 EFSYS_BAR_READO((_enp)->en_esbp, \
1000 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
1002 EFSYS_PROBE7(efx_bar_tbl_reado, const char *, #_reg, \
1003 uint32_t, (_index), \
1004 uint32_t, _reg ## _OFST, \
1005 uint32_t, (_eop)->eo_u32[3], \
1006 uint32_t, (_eop)->eo_u32[2], \
1007 uint32_t, (_eop)->eo_u32[1], \
1008 uint32_t, (_eop)->eo_u32[0]); \
1009 _NOTE(CONSTANTCONDITION) \
1012 #define EFX_BAR_TBL_WRITEO(_enp, _reg, _index, _eop, _lock) \
1014 EFX_CHECK_REG((_enp), (_reg)); \
1015 EFSYS_PROBE7(efx_bar_tbl_writeo, const char *, #_reg, \
1016 uint32_t, (_index), \
1017 uint32_t, _reg ## _OFST, \
1018 uint32_t, (_eop)->eo_u32[3], \
1019 uint32_t, (_eop)->eo_u32[2], \
1020 uint32_t, (_eop)->eo_u32[1], \
1021 uint32_t, (_eop)->eo_u32[0]); \
1022 EFSYS_BAR_WRITEO((_enp)->en_esbp, \
1023 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
1025 _NOTE(CONSTANTCONDITION) \
1029 * Allow drivers to perform optimised 128-bit doorbell writes.
1030 * The DMA descriptor pointers (RX_DESC_UPD and TX_DESC_UPD) are
1031 * special-cased in the BIU on the Falcon/Siena and EF10 architectures to avoid
1032 * the need for locking in the host, and are the only ones known to be safe to
1033 * use 128-bites write with.
1035 #define EFX_BAR_TBL_DOORBELL_WRITEO(_enp, _reg, _index, _eop) \
1037 EFX_CHECK_REG((_enp), (_reg)); \
1038 EFSYS_PROBE7(efx_bar_tbl_doorbell_writeo, \
1041 uint32_t, (_index), \
1042 uint32_t, _reg ## _OFST, \
1043 uint32_t, (_eop)->eo_u32[3], \
1044 uint32_t, (_eop)->eo_u32[2], \
1045 uint32_t, (_eop)->eo_u32[1], \
1046 uint32_t, (_eop)->eo_u32[0]); \
1047 EFSYS_BAR_DOORBELL_WRITEO((_enp)->en_esbp, \
1048 (_reg ## _OFST + ((_index) * _reg ## _STEP)), \
1050 _NOTE(CONSTANTCONDITION) \
1053 #define EFX_DMA_SYNC_QUEUE_FOR_DEVICE(_esmp, _entries, _wptr, _owptr) \
1055 unsigned int _new = (_wptr); \
1056 unsigned int _old = (_owptr); \
1058 if ((_new) >= (_old)) \
1059 EFSYS_DMA_SYNC_FOR_DEVICE((_esmp), \
1060 (_old) * sizeof (efx_desc_t), \
1061 ((_new) - (_old)) * sizeof (efx_desc_t)); \
1064 * It is cheaper to sync entire map than sync \
1065 * two parts especially when offset/size are \
1066 * ignored and entire map is synced in any case.\
1068 EFSYS_DMA_SYNC_FOR_DEVICE((_esmp), \
1070 (_entries) * sizeof (efx_desc_t)); \
1071 _NOTE(CONSTANTCONDITION) \
1074 extern __checkReturn efx_rc_t
1076 __in efx_nic_t *enp);
1078 extern __checkReturn efx_rc_t
1080 __in efx_nic_t *enp);
1083 efx_mac_multicast_hash_compute(
1084 __in_ecount(6*count) uint8_t const *addrs,
1086 __out efx_oword_t *hash_low,
1087 __out efx_oword_t *hash_high);
1089 extern __checkReturn efx_rc_t
1091 __in efx_nic_t *enp);
1095 __in efx_nic_t *enp);
1099 /* VPD utility functions */
1101 extern __checkReturn efx_rc_t
1102 efx_vpd_hunk_length(
1103 __in_bcount(size) caddr_t data,
1105 __out size_t *lengthp);
1107 extern __checkReturn efx_rc_t
1108 efx_vpd_hunk_verify(
1109 __in_bcount(size) caddr_t data,
1111 __out_opt boolean_t *cksummedp);
1113 extern __checkReturn efx_rc_t
1114 efx_vpd_hunk_reinit(
1115 __in_bcount(size) caddr_t data,
1117 __in boolean_t wantpid);
1119 extern __checkReturn efx_rc_t
1121 __in_bcount(size) caddr_t data,
1123 __in efx_vpd_tag_t tag,
1124 __in efx_vpd_keyword_t keyword,
1125 __out unsigned int *payloadp,
1126 __out uint8_t *paylenp);
1128 extern __checkReturn efx_rc_t
1130 __in_bcount(size) caddr_t data,
1132 __out efx_vpd_tag_t *tagp,
1133 __out efx_vpd_keyword_t *keyword,
1134 __out_opt unsigned int *payloadp,
1135 __out_opt uint8_t *paylenp,
1136 __inout unsigned int *contp);
1138 extern __checkReturn efx_rc_t
1140 __in_bcount(size) caddr_t data,
1142 __in efx_vpd_value_t *evvp);
1144 #endif /* EFSYS_OPT_VPD */
1148 extern efx_sram_pattern_fn_t __efx_sram_pattern_fns[];
1150 typedef struct efx_register_set_s {
1151 unsigned int address;
1155 } efx_register_set_t;
1157 extern __checkReturn efx_rc_t
1158 efx_nic_test_registers(
1159 __in efx_nic_t *enp,
1160 __in efx_register_set_t *rsp,
1163 extern __checkReturn efx_rc_t
1164 efx_nic_test_tables(
1165 __in efx_nic_t *enp,
1166 __in efx_register_set_t *rsp,
1167 __in efx_pattern_type_t pattern,
1170 #endif /* EFSYS_OPT_DIAG */
1174 extern __checkReturn efx_rc_t
1175 efx_mcdi_set_workaround(
1176 __in efx_nic_t *enp,
1178 __in boolean_t enabled,
1179 __out_opt uint32_t *flagsp);
1181 extern __checkReturn efx_rc_t
1182 efx_mcdi_get_workarounds(
1183 __in efx_nic_t *enp,
1184 __out_opt uint32_t *implementedp,
1185 __out_opt uint32_t *enabledp);
1187 #endif /* EFSYS_OPT_MCDI */
1189 #if EFSYS_OPT_MAC_STATS
1192 * Closed range of stats (i.e. the first and the last are included).
1193 * The last must be greater or equal (if the range is one item only) to
1196 struct efx_mac_stats_range {
1197 efx_mac_stat_t first;
1198 efx_mac_stat_t last;
1202 efx_mac_stats_mask_add_ranges(
1203 __inout_bcount(mask_size) uint32_t *maskp,
1204 __in size_t mask_size,
1205 __in_ecount(rng_count) const struct efx_mac_stats_range *rngp,
1206 __in unsigned int rng_count);
1208 #endif /* EFSYS_OPT_MAC_STATS */
1214 #endif /* _SYS_EFX_IMPL_H */