4 * Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 #include <sys/types.h>
40 #include <sys/queue.h>
45 #include <rte_common.h>
46 #include <rte_byteorder.h>
48 #include <rte_memory.h>
49 #include <rte_memzone.h>
51 #include <rte_per_lcore.h>
52 #include <rte_launch.h>
53 #include <rte_atomic.h>
54 #include <rte_cycles.h>
55 #include <rte_prefetch.h>
56 #include <rte_lcore.h>
57 #include <rte_per_lcore.h>
58 #include <rte_branch_prediction.h>
59 #include <rte_interrupts.h>
61 #include <rte_random.h>
62 #include <rte_debug.h>
63 #include <rte_ether.h>
64 #include <rte_ethdev.h>
65 #include <rte_mempool.h>
68 #include <rte_string_fns.h>
72 #define NB_MBUF (32 * 1024)
74 #define MAX_PKT_BURST 32
75 #define BURST_TX_DRAIN_US 100 /* TX drain every ~100us */
77 #define TX_QUEUE_FLUSH_MASK 0xFFFFFFFF
78 #define TSC_COUNT_LIMIT 1000
80 #define ACTION_ENCRYPT 1
81 #define ACTION_DECRYPT 2
84 * Configurable number of RX/TX ring descriptors
86 #define RTE_TEST_RX_DESC_DEFAULT 128
87 #define RTE_TEST_TX_DESC_DEFAULT 512
88 static uint16_t nb_rxd = RTE_TEST_RX_DESC_DEFAULT;
89 static uint16_t nb_txd = RTE_TEST_TX_DESC_DEFAULT;
91 /* ethernet addresses of ports */
92 static struct ether_addr ports_eth_addr[RTE_MAX_ETHPORTS];
94 /* mask of enabled ports */
95 static unsigned enabled_port_mask = 0;
96 static int promiscuous_on = 1; /**< Ports set in promiscuous mode on by default. */
98 /* list of enabled ports */
99 static uint32_t dst_ports[RTE_MAX_ETHPORTS];
103 struct rte_mbuf *m_table[MAX_PKT_BURST];
106 struct lcore_rx_queue {
111 #define MAX_RX_QUEUE_PER_LCORE 16
113 #define MAX_LCORE_PARAMS 1024
114 struct lcore_params {
120 static struct lcore_params lcore_params_array[MAX_LCORE_PARAMS];
121 static struct lcore_params lcore_params_array_default[] = {
133 static struct lcore_params * lcore_params = lcore_params_array_default;
134 static uint16_t nb_lcore_params = sizeof(lcore_params_array_default) /
135 sizeof(lcore_params_array_default[0]);
137 static struct rte_eth_conf port_conf = {
139 .mq_mode = ETH_MQ_RX_RSS,
141 .header_split = 0, /**< Header Split disabled */
142 .hw_ip_checksum = 1, /**< IP checksum offload enabled */
143 .hw_vlan_filter = 0, /**< VLAN filtering disabled */
144 .jumbo_frame = 0, /**< Jumbo Frame Support disabled */
145 .hw_strip_crc = 0, /**< CRC stripped by hardware */
150 .rss_hf = ETH_RSS_IP,
154 .mq_mode = ETH_MQ_TX_NONE,
158 static struct rte_mempool * pktmbuf_pool[RTE_MAX_NUMA_NODES];
165 uint16_t rx_queue_list_pos;
166 struct lcore_rx_queue rx_queue_list[MAX_RX_QUEUE_PER_LCORE];
167 uint16_t tx_queue_id[RTE_MAX_ETHPORTS];
168 struct mbuf_table rx_mbuf;
169 uint32_t rx_mbuf_pos;
170 uint32_t rx_curr_queue;
171 struct mbuf_table tx_mbufs[RTE_MAX_ETHPORTS];
172 } __rte_cache_aligned;
174 static struct lcore_conf lcore_conf[RTE_MAX_LCORE];
176 static inline struct rte_mbuf *
177 nic_rx_get_packet(struct lcore_conf *qconf)
179 struct rte_mbuf *pkt;
181 if (unlikely(qconf->n_rx_queue == 0))
184 /* Look for the next queue with packets; return if none */
185 if (unlikely(qconf->rx_mbuf_pos == qconf->rx_mbuf.len)) {
188 qconf->rx_mbuf_pos = 0;
189 for (i = 0; i < qconf->n_rx_queue; i++) {
190 qconf->rx_mbuf.len = rte_eth_rx_burst(
191 qconf->rx_queue_list[qconf->rx_curr_queue].port_id,
192 qconf->rx_queue_list[qconf->rx_curr_queue].queue_id,
193 qconf->rx_mbuf.m_table, MAX_PKT_BURST);
195 qconf->rx_curr_queue++;
196 if (unlikely(qconf->rx_curr_queue == qconf->n_rx_queue))
197 qconf->rx_curr_queue = 0;
198 if (likely(qconf->rx_mbuf.len > 0))
201 if (unlikely(i == qconf->n_rx_queue))
205 /* Get the next packet from the current queue; if last packet, go to next queue */
206 pkt = qconf->rx_mbuf.m_table[qconf->rx_mbuf_pos];
207 qconf->rx_mbuf_pos++;
213 nic_tx_flush_queues(struct lcore_conf *qconf)
217 for (portid = 0; portid < RTE_MAX_ETHPORTS; portid++) {
218 struct rte_mbuf **m_table = NULL;
219 uint16_t queueid, len;
222 if (likely((qconf->tx_mask & (1 << portid)) == 0))
225 len = qconf->tx_mbufs[portid].len;
226 if (likely(len == 0))
229 queueid = qconf->tx_queue_id[portid];
230 m_table = qconf->tx_mbufs[portid].m_table;
232 n = rte_eth_tx_burst(portid, queueid, m_table, len);
233 for (i = n; i < len; i++){
234 rte_pktmbuf_free(m_table[i]);
237 qconf->tx_mbufs[portid].len = 0;
240 qconf->tx_mask = TX_QUEUE_FLUSH_MASK;
244 nic_tx_send_packet(struct rte_mbuf *pkt, uint8_t port)
246 struct lcore_conf *qconf;
250 if (unlikely(pkt == NULL)) {
254 lcoreid = rte_lcore_id();
255 qconf = &lcore_conf[lcoreid];
257 len = qconf->tx_mbufs[port].len;
258 qconf->tx_mbufs[port].m_table[len] = pkt;
261 /* enough pkts to be sent */
262 if (unlikely(len == MAX_PKT_BURST)) {
266 queueid = qconf->tx_queue_id[port];
267 n = rte_eth_tx_burst(port, queueid, qconf->tx_mbufs[port].m_table, MAX_PKT_BURST);
268 for (i = n; i < MAX_PKT_BURST; i++){
269 rte_pktmbuf_free(qconf->tx_mbufs[port].m_table[i]);
272 qconf->tx_mask &= ~(1 << port);
276 qconf->tx_mbufs[port].len = len;
279 /* main processing loop */
280 static __attribute__((noreturn)) int
281 main_loop(__attribute__((unused)) void *dummy)
284 struct lcore_conf *qconf;
285 const uint64_t drain_tsc = (rte_get_tsc_hz() + US_PER_S - 1) / US_PER_S * BURST_TX_DRAIN_US;
287 lcoreid = rte_lcore_id();
288 qconf = &lcore_conf[lcoreid];
290 printf("Thread %u starting...\n", lcoreid);
293 struct rte_mbuf *pkt;
294 uint32_t pkt_from_nic_rx = 0;
297 /* Flush TX queues */
299 if (unlikely(qconf->tsc_count == TSC_COUNT_LIMIT)) {
300 uint64_t tsc, diff_tsc;
304 diff_tsc = tsc - qconf->tsc;
305 if (unlikely(diff_tsc > drain_tsc)) {
306 nic_tx_flush_queues(qconf);
307 crypto_flush_tx_queue(lcoreid);
311 qconf->tsc_count = 0;
315 * Check the Intel QuickAssist queues first
318 pkt = (struct rte_mbuf *) crypto_get_next_response();
320 pkt = nic_rx_get_packet(qconf);
325 /* Send packet to either QAT encrypt, QAT decrypt or NIC TX */
326 if (pkt_from_nic_rx) {
327 struct ipv4_hdr *ip = rte_pktmbuf_mtod_offset(pkt,
329 sizeof(struct ether_hdr));
330 if (ip->src_addr & rte_cpu_to_be_32(ACTION_ENCRYPT)) {
331 if (CRYPTO_RESULT_FAIL == crypto_encrypt(pkt,
332 (enum cipher_alg)((ip->src_addr >> 16) & 0xFF),
333 (enum hash_alg)((ip->src_addr >> 8) & 0xFF)))
334 rte_pktmbuf_free(pkt);
338 if (ip->src_addr & rte_cpu_to_be_32(ACTION_DECRYPT)) {
339 if(CRYPTO_RESULT_FAIL == crypto_decrypt(pkt,
340 (enum cipher_alg)((ip->src_addr >> 16) & 0xFF),
341 (enum hash_alg)((ip->src_addr >> 8) & 0xFF)))
342 rte_pktmbuf_free(pkt);
347 port = dst_ports[pkt->port];
349 /* Transmit the packet */
350 nic_tx_send_packet(pkt, (uint8_t)port);
354 static inline unsigned
355 get_port_max_rx_queues(uint8_t port_id)
357 struct rte_eth_dev_info dev_info;
359 rte_eth_dev_info_get(port_id, &dev_info);
360 return dev_info.max_rx_queues;
363 static inline unsigned
364 get_port_max_tx_queues(uint8_t port_id)
366 struct rte_eth_dev_info dev_info;
368 rte_eth_dev_info_get(port_id, &dev_info);
369 return dev_info.max_tx_queues;
373 check_lcore_params(void)
377 for (i = 0; i < nb_lcore_params; ++i) {
378 if (lcore_params[i].queue_id >= get_port_max_rx_queues(lcore_params[i].port_id)) {
379 printf("invalid queue number: %hhu\n", lcore_params[i].queue_id);
382 if (!rte_lcore_is_enabled(lcore_params[i].lcore_id)) {
383 printf("error: lcore %hhu is not enabled in lcore mask\n",
384 lcore_params[i].lcore_id);
392 check_port_config(const unsigned nb_ports)
397 for (i = 0; i < nb_lcore_params; ++i) {
398 portid = lcore_params[i].port_id;
399 if ((enabled_port_mask & (1 << portid)) == 0) {
400 printf("port %u is not enabled in port mask\n", portid);
403 if (portid >= nb_ports) {
404 printf("port %u is not present on the board\n", portid);
412 get_port_n_rx_queues(const uint8_t port)
417 for (i = 0; i < nb_lcore_params; ++i) {
418 if (lcore_params[i].port_id == port && lcore_params[i].queue_id > queue)
419 queue = lcore_params[i].queue_id;
421 return (uint8_t)(++queue);
425 init_lcore_rx_queues(void)
427 uint16_t i, nb_rx_queue;
430 for (i = 0; i < nb_lcore_params; ++i) {
431 lcore = lcore_params[i].lcore_id;
432 nb_rx_queue = lcore_conf[lcore].n_rx_queue;
433 if (nb_rx_queue >= MAX_RX_QUEUE_PER_LCORE) {
434 printf("error: too many queues (%u) for lcore: %u\n",
435 (unsigned)nb_rx_queue + 1, (unsigned)lcore);
438 lcore_conf[lcore].rx_queue_list[nb_rx_queue].port_id =
439 lcore_params[i].port_id;
440 lcore_conf[lcore].rx_queue_list[nb_rx_queue].queue_id =
441 lcore_params[i].queue_id;
442 lcore_conf[lcore].n_rx_queue++;
449 print_usage(const char *prgname)
451 printf ("%s [EAL options] -- -p PORTMASK [--no-promisc]"
452 " [--config '(port,queue,lcore)[,(port,queue,lcore)]'\n"
453 " -p PORTMASK: hexadecimal bitmask of ports to configure\n"
454 " --no-promisc: disable promiscuous mode (default is ON)\n"
455 " --config '(port,queue,lcore)': rx queues configuration\n",
460 parse_portmask(const char *portmask)
465 /* parse hexadecimal string */
466 pm = strtoul(portmask, &end, 16);
467 if ((portmask[0] == '\0') || (end == NULL) || (*end != '\0'))
474 parse_config(const char *q_arg)
477 const char *p, *p_end = q_arg;
485 unsigned long int_fld[_NUM_FLD];
486 char *str_fld[_NUM_FLD];
492 while ((p = strchr(p_end,'(')) != NULL) {
493 if (nb_lcore_params >= MAX_LCORE_PARAMS) {
494 printf("exceeded max number of lcore params: %hu\n",
499 if((p_end = strchr(p,')')) == NULL)
503 if(size >= sizeof(s))
506 snprintf(s, sizeof(s), "%.*s", size, p);
507 if (rte_strsplit(s, sizeof(s), str_fld, _NUM_FLD, ',') != _NUM_FLD)
509 for (i = 0; i < _NUM_FLD; i++) {
511 int_fld[i] = strtoul(str_fld[i], &end, 0);
512 if (errno != 0 || end == str_fld[i] || int_fld[i] > 255)
515 lcore_params_array[nb_lcore_params].port_id = (uint8_t)int_fld[FLD_PORT];
516 lcore_params_array[nb_lcore_params].queue_id = (uint8_t)int_fld[FLD_QUEUE];
517 lcore_params_array[nb_lcore_params].lcore_id = (uint8_t)int_fld[FLD_LCORE];
520 lcore_params = lcore_params_array;
524 /* Parse the argument given in the command line of the application */
526 parse_args(int argc, char **argv)
531 char *prgname = argv[0];
532 static struct option lgopts[] = {
534 {"no-promisc", 0, 0, 0},
540 while ((opt = getopt_long(argc, argvopt, "p:",
541 lgopts, &option_index)) != EOF) {
546 enabled_port_mask = parse_portmask(optarg);
547 if (enabled_port_mask == 0) {
548 printf("invalid portmask\n");
549 print_usage(prgname);
556 if (strcmp(lgopts[option_index].name, "config") == 0) {
557 ret = parse_config(optarg);
559 printf("invalid config\n");
560 print_usage(prgname);
564 if (strcmp(lgopts[option_index].name, "no-promisc") == 0) {
565 printf("Promiscuous mode disabled\n");
570 print_usage(prgname);
575 if (enabled_port_mask == 0) {
576 printf("portmask not specified\n");
577 print_usage(prgname);
582 argv[optind-1] = prgname;
585 optind = 0; /* reset getopt lib */
590 print_ethaddr(const char *name, const struct ether_addr *eth_addr)
592 char buf[ETHER_ADDR_FMT_SIZE];
593 ether_format_addr(buf, ETHER_ADDR_FMT_SIZE, eth_addr);
594 printf("%s%s", name, buf);
604 RTE_LCORE_FOREACH(lcoreid) {
605 socketid = rte_lcore_to_socket_id(lcoreid);
606 if (socketid >= RTE_MAX_NUMA_NODES) {
607 printf("Socket %d of lcore %u is out of range %d\n",
608 socketid, lcoreid, RTE_MAX_NUMA_NODES);
611 if (pktmbuf_pool[socketid] == NULL) {
612 snprintf(s, sizeof(s), "mbuf_pool_%d", socketid);
613 pktmbuf_pool[socketid] =
614 rte_pktmbuf_pool_create(s, NB_MBUF, 32, 0,
615 RTE_MBUF_DEFAULT_BUF_SIZE, socketid);
616 if (pktmbuf_pool[socketid] == NULL) {
617 printf("Cannot init mbuf pool on socket %d\n", socketid);
620 printf("Allocated mbuf pool on socket %d\n", socketid);
627 main(int argc, char **argv)
629 struct lcore_conf *qconf;
630 struct rte_eth_link link;
635 uint32_t nb_tx_queue;
636 uint8_t portid, nb_rx_queue, queue, socketid, last_port;
637 unsigned nb_ports_in_mask = 0;
640 ret = rte_eal_init(argc, argv);
646 /* parse application arguments (after the EAL ones) */
647 ret = parse_args(argc, argv);
651 if (check_lcore_params() < 0)
652 rte_panic("check_lcore_params failed\n");
654 ret = init_lcore_rx_queues();
662 nb_ports = rte_eth_dev_count();
664 if (check_port_config(nb_ports) < 0)
665 rte_panic("check_port_config failed\n");
667 /* reset dst_ports */
668 for (portid = 0; portid < RTE_MAX_ETHPORTS; portid++)
669 dst_ports[portid] = 0;
673 * Each logical core is assigned a dedicated TX queue on each port.
675 for (portid = 0; portid < nb_ports; portid++) {
676 /* skip ports that are not enabled */
677 if ((enabled_port_mask & (1 << portid)) == 0)
680 if (nb_ports_in_mask % 2) {
681 dst_ports[portid] = last_port;
682 dst_ports[last_port] = portid;
689 if (nb_ports_in_mask % 2) {
690 printf("Notice: odd number of ports in portmask.\n");
691 dst_ports[last_port] = last_port;
694 /* initialize all ports */
695 for (portid = 0; portid < nb_ports; portid++) {
696 /* skip ports that are not enabled */
697 if ((enabled_port_mask & (1 << portid)) == 0) {
698 printf("\nSkipping disabled port %d\n", portid);
703 printf("Initializing port %d ... ", portid );
706 nb_rx_queue = get_port_n_rx_queues(portid);
707 if (nb_rx_queue > get_port_max_rx_queues(portid))
708 rte_panic("Number of rx queues %d exceeds max number of rx queues %u"
709 " for port %d\n", nb_rx_queue, get_port_max_rx_queues(portid),
711 nb_tx_queue = rte_lcore_count();
712 if (nb_tx_queue > get_port_max_tx_queues(portid))
713 rte_panic("Number of lcores %u exceeds max number of tx queues %u"
714 " for port %d\n", nb_tx_queue, get_port_max_tx_queues(portid),
716 printf("Creating queues: nb_rxq=%d nb_txq=%u... ",
717 nb_rx_queue, (unsigned)nb_tx_queue );
718 ret = rte_eth_dev_configure(portid, nb_rx_queue,
719 (uint16_t)nb_tx_queue, &port_conf);
721 rte_panic("Cannot configure device: err=%d, port=%d\n",
724 rte_eth_macaddr_get(portid, &ports_eth_addr[portid]);
725 print_ethaddr(" Address:", &ports_eth_addr[portid]);
728 /* init one TX queue per couple (lcore,port) */
730 RTE_LCORE_FOREACH(lcoreid) {
731 socketid = (uint8_t)rte_lcore_to_socket_id(lcoreid);
732 printf("txq=%u,%d,%d ", lcoreid, queueid, socketid);
734 ret = rte_eth_tx_queue_setup(portid, queueid, nb_txd,
738 rte_panic("rte_eth_tx_queue_setup: err=%d, "
739 "port=%d\n", ret, portid);
741 qconf = &lcore_conf[lcoreid];
742 qconf->tx_queue_id[portid] = queueid;
748 RTE_LCORE_FOREACH(lcoreid) {
749 qconf = &lcore_conf[lcoreid];
750 printf("\nInitializing rx queues on lcore %u ... ", lcoreid );
753 for(queue = 0; queue < qconf->n_rx_queue; ++queue) {
754 portid = qconf->rx_queue_list[queue].port_id;
755 queueid = qconf->rx_queue_list[queue].queue_id;
756 socketid = (uint8_t)rte_lcore_to_socket_id(lcoreid);
757 printf("rxq=%d,%d,%d ", portid, queueid, socketid);
760 ret = rte_eth_rx_queue_setup(portid, queueid, nb_rxd,
763 pktmbuf_pool[socketid]);
765 rte_panic("rte_eth_rx_queue_setup: err=%d,"
766 "port=%d\n", ret, portid);
773 for (portid = 0; portid < nb_ports; portid++) {
774 if ((enabled_port_mask & (1 << portid)) == 0)
777 ret = rte_eth_dev_start(portid);
779 rte_panic("rte_eth_dev_start: err=%d, port=%d\n",
782 printf("done: Port %d ", portid);
784 /* get link status */
785 rte_eth_link_get(portid, &link);
786 if (link.link_status)
787 printf(" Link Up - speed %u Mbps - %s\n",
788 (unsigned) link.link_speed,
789 (link.link_duplex == ETH_LINK_FULL_DUPLEX) ?
790 ("full-duplex") : ("half-duplex\n"));
792 printf(" Link Down\n");
794 * If enabled, put device in promiscuous mode.
795 * This allows IO forwarding mode to forward packets
796 * to itself through 2 cross-connected ports of the
800 rte_eth_promiscuous_enable(portid);
802 printf("Crypto: Initializing Crypto...\n");
803 if (crypto_init() != 0)
806 RTE_LCORE_FOREACH(lcoreid) {
807 if (per_core_crypto_init(lcoreid) != 0) {
808 printf("Crypto: Cannot init lcore crypto on lcore %u\n", (unsigned)lcoreid);
812 printf("Crypto: Initialization complete\n");
813 /* launch per-lcore init on every lcore */
814 rte_eal_mp_remote_launch(main_loop, NULL, CALL_MASTER);
815 RTE_LCORE_FOREACH_SLAVE(lcoreid) {
816 if (rte_eal_wait_lcore(lcoreid) < 0)