4 * Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 #include <rte_pipeline.h>
38 #include <rte_hexdump.h>
39 #include "test_table.h"
40 #include "test_table_pipeline.h"
44 static rte_pipeline_port_out_action_handler port_action_0x00
45 (struct rte_mbuf **pkts, uint32_t n, uint64_t *pkts_mask, void *arg);
46 static rte_pipeline_port_out_action_handler port_action_0xFF
47 (struct rte_mbuf **pkts, uint32_t n, uint64_t *pkts_mask, void *arg);
48 static rte_pipeline_port_out_action_handler port_action_stub
49 (struct rte_mbuf **pkts, uint32_t n, uint64_t *pkts_mask, void *arg);
52 rte_pipeline_port_out_action_handler port_action_0x00(struct rte_mbuf **pkts,
60 printf("Port Action 0x00\n");
65 rte_pipeline_port_out_action_handler port_action_0xFF(struct rte_mbuf **pkts,
73 printf("Port Action 0xFF\n");
78 rte_pipeline_port_out_action_handler port_action_stub(struct rte_mbuf **pkts,
85 RTE_SET_USED(pkts_mask);
87 printf("Port Action stub\n");
93 rte_pipeline_table_action_handler_hit
94 table_action_0x00(struct rte_mbuf **pkts, uint64_t *pkts_mask,
95 struct rte_pipeline_table_entry **actions, uint32_t action_mask);
97 rte_pipeline_table_action_handler_hit
98 table_action_stub_hit(struct rte_mbuf **pkts, uint64_t *pkts_mask,
99 struct rte_pipeline_table_entry **actions, uint32_t action_mask);
101 rte_pipeline_table_action_handler_miss
102 table_action_stub_miss(struct rte_mbuf **pkts, uint64_t *pkts_mask,
103 struct rte_pipeline_table_entry *action, uint32_t action_mask);
105 rte_pipeline_table_action_handler_hit
106 table_action_0x00(__attribute__((unused)) struct rte_mbuf **pkts,
108 __attribute__((unused)) struct rte_pipeline_table_entry **actions,
109 __attribute__((unused)) uint32_t action_mask)
111 printf("Table Action, setting pkts_mask to 0x00\n");
116 rte_pipeline_table_action_handler_hit
117 table_action_stub_hit(__attribute__((unused)) struct rte_mbuf **pkts,
119 __attribute__((unused)) struct rte_pipeline_table_entry **actions,
120 __attribute__((unused)) uint32_t action_mask)
122 printf("STUB Table Action Hit - doing nothing\n");
123 printf("STUB Table Action Hit - setting mask to 0x%"PRIx64"\n",
125 *pkts_mask = override_hit_mask;
128 rte_pipeline_table_action_handler_miss
129 table_action_stub_miss(__attribute__((unused)) struct rte_mbuf **pkts,
131 __attribute__((unused)) struct rte_pipeline_table_entry *action,
132 __attribute__((unused)) uint32_t action_mask)
134 printf("STUB Table Action Miss - setting mask to 0x%"PRIx64"\n",
136 *pkts_mask = override_miss_mask;
153 char pipeline_test_names[][64] = {
168 cleanup_pipeline(void)
171 rte_pipeline_free(p);
177 static int check_pipeline_invalid_params(void);
180 check_pipeline_invalid_params(void)
182 struct rte_pipeline_params pipeline_params_1 = {
186 struct rte_pipeline_params pipeline_params_2 = {
190 struct rte_pipeline_params pipeline_params_3 = {
195 p = rte_pipeline_create(NULL);
197 RTE_LOG(INFO, PIPELINE,
198 "%s: configured pipeline with null params\n",
202 p = rte_pipeline_create(&pipeline_params_1);
204 RTE_LOG(INFO, PIPELINE, "%s: Configure pipeline with NULL "
209 p = rte_pipeline_create(&pipeline_params_2);
211 RTE_LOG(INFO, PIPELINE, "%s: Configure pipeline with invalid "
212 "socket\n", __func__);
216 p = rte_pipeline_create(&pipeline_params_3);
218 RTE_LOG(INFO, PIPELINE, "%s: Configure pipeline with invalid "
219 "socket\n", __func__);
223 /* Check pipeline consistency */
224 if (!rte_pipeline_check(p)) {
225 rte_panic("Pipeline consistency reported as OK\n");
237 setup_pipeline(int test_type)
241 struct rte_pipeline_params pipeline_params = {
246 RTE_LOG(INFO, PIPELINE, "%s: **** Setting up %s test\n",
247 __func__, pipeline_test_names[test_type]);
249 /* Pipeline configuration */
250 p = rte_pipeline_create(&pipeline_params);
252 RTE_LOG(INFO, PIPELINE, "%s: Failed to configure pipeline\n",
257 ret = rte_pipeline_free(p);
259 RTE_LOG(INFO, PIPELINE, "%s: Failed to free pipeline\n",
264 /* Pipeline configuration */
265 p = rte_pipeline_create(&pipeline_params);
267 RTE_LOG(INFO, PIPELINE, "%s: Failed to configure pipeline\n",
273 /* Input port configuration */
274 for (i = 0; i < N_PORTS; i++) {
275 struct rte_port_ring_reader_params port_ring_params = {
279 struct rte_pipeline_port_in_params port_params = {
280 .ops = &rte_port_ring_reader_ops,
281 .arg_create = (void *) &port_ring_params,
283 .burst_size = BURST_SIZE,
286 /* Put in action for some ports */
288 port_params.f_action = NULL;
290 ret = rte_pipeline_port_in_create(p, &port_params,
293 rte_panic("Unable to configure input port %d, ret:%d\n",
299 /* output Port configuration */
300 for (i = 0; i < N_PORTS; i++) {
301 struct rte_port_ring_writer_params port_ring_params = {
303 .tx_burst_sz = BURST_SIZE,
306 struct rte_pipeline_port_out_params port_params = {
307 .ops = &rte_port_ring_writer_ops,
308 .arg_create = (void *) &port_ring_params,
314 port_params.f_action = port_out_action;
316 if (rte_pipeline_port_out_create(p, &port_params,
318 rte_panic("Unable to configure output port %d\n", i);
323 /* Table configuration */
324 for (i = 0; i < N_PORTS; i++) {
325 struct rte_pipeline_table_params table_params = {
326 .ops = &rte_table_stub_ops,
328 .f_action_hit = action_handler_hit,
329 .f_action_miss = action_handler_miss,
330 .action_data_size = 0,
333 if (rte_pipeline_table_create(p, &table_params, &table_id[i])) {
334 rte_panic("Unable to configure table %u\n", i);
338 if (connect_miss_action_to_table)
339 if (rte_pipeline_table_create(p, &table_params,
341 rte_panic("Unable to configure table %u\n", i);
346 for (i = 0; i < N_PORTS; i++)
347 if (rte_pipeline_port_in_connect_to_table(p, port_in_id[i],
349 rte_panic("Unable to connect input port %u to "
350 "table %u\n", port_in_id[i], table_id[i]);
354 /* Add entries to tables */
355 for (i = 0; i < N_PORTS; i++) {
356 struct rte_pipeline_table_entry default_entry = {
357 .action = (enum rte_pipeline_action)
358 table_entry_default_action,
359 {.port_id = port_out_id[i^1]},
361 struct rte_pipeline_table_entry *default_entry_ptr;
363 if (connect_miss_action_to_table) {
364 printf("Setting first table to output to next table\n");
365 default_entry.action = RTE_PIPELINE_ACTION_TABLE;
366 default_entry.table_id = table_id[i+2];
369 /* Add the default action for the table. */
370 ret = rte_pipeline_table_default_entry_add(p, table_id[i],
371 &default_entry, &default_entry_ptr);
373 rte_panic("Unable to add default entry to table %u "
374 "code %d\n", table_id[i], ret);
377 printf("Added default entry to table id %d with "
379 table_id[i], default_entry.action);
381 if (connect_miss_action_to_table) {
382 /* We create a second table so the first can pass
384 struct rte_pipeline_table_entry default_entry = {
385 .action = RTE_PIPELINE_ACTION_PORT,
386 {.port_id = port_out_id[i^1]},
388 printf("Setting secont table to output to port\n");
390 /* Add the default action for the table. */
391 ret = rte_pipeline_table_default_entry_add(p,
393 &default_entry, &default_entry_ptr);
395 rte_panic("Unable to add default entry to "
396 "table %u code %d\n",
400 printf("Added default entry to table id %d "
402 table_id[i], default_entry.action);
406 /* Enable input ports */
407 for (i = 0; i < N_PORTS ; i++)
408 if (rte_pipeline_port_in_enable(p, port_in_id[i]))
409 rte_panic("Unable to enable input port %u\n",
412 /* Check pipeline consistency */
413 if (rte_pipeline_check(p) < 0) {
414 rte_panic("Pipeline consistency check failed\n");
417 printf("Pipeline Consistency OK!\n");
426 test_pipeline_single_filter(int test_type, int expected_count)
433 RTE_LOG(INFO, PIPELINE, "%s: **** Running %s test\n",
434 __func__, pipeline_test_names[test_type]);
435 /* Run pipeline once */
439 ret = rte_pipeline_flush(NULL);
440 if (ret != -EINVAL) {
441 RTE_LOG(INFO, PIPELINE,
442 "%s: No pipeline flush error NULL pipeline (%d)\n",
448 * Allocate a few mbufs and manually insert into the rings. */
449 for (i = 0; i < N_PORTS; i++)
450 for (j = 0; j < N_PORTS; j++) {
455 m = rte_pktmbuf_alloc(pool);
457 rte_panic("Failed to alloc mbuf from pool\n");
460 key = RTE_MBUF_METADATA_UINT8_PTR(m, 32);
462 k32 = (uint32_t *) key;
463 k32[0] = 0xadadadad >> (j % 2);
465 RTE_LOG(INFO, PIPELINE, "%s: Enqueue onto ring %d\n",
467 rte_ring_enqueue(rings_rx[i], m);
470 /* Run pipeline once */
474 * need to flush the pipeline, as there may be less hits than the burst
475 size and they will not have been flushed to the tx rings. */
476 rte_pipeline_flush(p);
479 * Now we'll see what we got back on the tx rings. We should see whatever
480 * packets we had hits on that were destined for the output ports.
484 for (i = 0; i < N_PORTS; i++) {
485 void *objs[RING_TX_SIZE];
486 struct rte_mbuf *mbuf;
488 ret = rte_ring_sc_dequeue_burst(rings_tx[i], objs, 10);
490 printf("Got no objects from ring %d - error code %d\n",
493 printf("Got %d object(s) from ring %d!\n", ret, i);
494 for (j = 0; j < ret; j++) {
495 mbuf = (struct rte_mbuf *)objs[j];
496 rte_hexdump(stdout, "Object:",
497 rte_pktmbuf_mtod(mbuf, char *),
499 rte_pktmbuf_free(mbuf);
505 if (tx_count != expected_count) {
506 RTE_LOG(INFO, PIPELINE,
507 "%s: Unexpected packets out for %s test, expected %d, "
508 "got %d\n", __func__, pipeline_test_names[test_type],
509 expected_count, tx_count);
522 test_table_pipeline(void)
524 /* TEST - All packets dropped */
525 action_handler_hit = NULL;
526 action_handler_miss = NULL;
527 table_entry_default_action = RTE_PIPELINE_ACTION_DROP;
528 setup_pipeline(e_TEST_STUB);
529 if (test_pipeline_single_filter(e_TEST_STUB, 0) < 0)
532 /* TEST - All packets passed through */
533 table_entry_default_action = RTE_PIPELINE_ACTION_PORT;
534 setup_pipeline(e_TEST_STUB);
535 if (test_pipeline_single_filter(e_TEST_STUB, 4) < 0)
538 /* TEST - one packet per port */
539 action_handler_hit = NULL;
540 action_handler_miss =
541 (rte_pipeline_table_action_handler_miss) table_action_stub_miss;
542 table_entry_default_action = RTE_PIPELINE_ACTION_PORT;
543 override_miss_mask = 0x01; /* one packet per port */
544 setup_pipeline(e_TEST_STUB);
545 if (test_pipeline_single_filter(e_TEST_STUB, 2) < 0)
548 /* TEST - one packet per port */
549 override_miss_mask = 0x02; /*all per port */
550 setup_pipeline(e_TEST_STUB);
551 if (test_pipeline_single_filter(e_TEST_STUB, 2) < 0)
554 /* TEST - all packets per port */
555 override_miss_mask = 0x03; /*all per port */
556 setup_pipeline(e_TEST_STUB);
557 if (test_pipeline_single_filter(e_TEST_STUB, 4) < 0)
561 * This test will set up two tables in the pipeline. the first table
562 * will forward to another table on miss, and the second table will
565 connect_miss_action_to_table = 1;
566 table_entry_default_action = RTE_PIPELINE_ACTION_TABLE;
567 action_handler_hit = NULL; /* not for stub, hitmask always zero */
568 action_handler_miss = NULL;
569 setup_pipeline(e_TEST_STUB);
570 if (test_pipeline_single_filter(e_TEST_STUB, 4) < 0)
572 connect_miss_action_to_table = 0;
574 printf("TEST - two tables, hitmask override to 0x01\n");
575 connect_miss_action_to_table = 1;
576 action_handler_miss =
577 (rte_pipeline_table_action_handler_miss)table_action_stub_miss;
578 override_miss_mask = 0x01;
579 setup_pipeline(e_TEST_STUB);
580 if (test_pipeline_single_filter(e_TEST_STUB, 2) < 0)
582 connect_miss_action_to_table = 0;
584 if (check_pipeline_invalid_params()) {
585 RTE_LOG(INFO, PIPELINE, "%s: Check pipeline invalid params "
586 "failed.\n", __func__);