4 * Copyright (C) Cavium Inc. 2017. All rights reserved.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
16 * * Neither the name of Cavium networks nor the names of its
17 * contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 #include <rte_alarm.h>
40 #include <rte_branch_prediction.h>
41 #include <rte_debug.h>
42 #include <rte_devargs.h>
44 #include <rte_kvargs.h>
45 #include <rte_malloc.h>
46 #include <rte_prefetch.h>
49 #include "octeontx_ethdev.h"
50 #include "octeontx_logs.h"
52 struct octeontx_vdev_init_params {
56 enum octeontx_link_speed {
57 OCTEONTX_LINK_SPEED_SGMII,
58 OCTEONTX_LINK_SPEED_XAUI,
59 OCTEONTX_LINK_SPEED_RXAUI,
60 OCTEONTX_LINK_SPEED_10G_R,
61 OCTEONTX_LINK_SPEED_40G_R,
62 OCTEONTX_LINK_SPEED_RESERVE1,
63 OCTEONTX_LINK_SPEED_QSGMII,
64 OCTEONTX_LINK_SPEED_RESERVE2
67 /* Parse integer from integer argument */
69 parse_integer_arg(const char *key __rte_unused,
70 const char *value, void *extra_args)
72 int *i = (int *)extra_args;
76 octeontx_log_err("argument has to be positive.");
84 octeontx_parse_vdev_init_params(struct octeontx_vdev_init_params *params,
85 struct rte_vdev_device *dev)
87 struct rte_kvargs *kvlist = NULL;
90 static const char * const octeontx_vdev_valid_params[] = {
91 OCTEONTX_VDEV_NR_PORT_ARG,
95 const char *input_args = rte_vdev_device_args(dev);
101 kvlist = rte_kvargs_parse(input_args,
102 octeontx_vdev_valid_params);
106 ret = rte_kvargs_process(kvlist,
107 OCTEONTX_VDEV_NR_PORT_ARG,
115 rte_kvargs_free(kvlist);
120 octeontx_port_open(struct octeontx_nic *nic)
122 octeontx_mbox_bgx_port_conf_t bgx_port_conf;
127 PMD_INIT_FUNC_TRACE();
129 res = octeontx_bgx_port_open(nic->port_id, &bgx_port_conf);
131 octeontx_log_err("failed to open port %d", res);
135 nic->node = bgx_port_conf.node;
136 nic->port_ena = bgx_port_conf.enable;
137 nic->base_ichan = bgx_port_conf.base_chan;
138 nic->base_ochan = bgx_port_conf.base_chan;
139 nic->num_ichans = bgx_port_conf.num_chans;
140 nic->num_ochans = bgx_port_conf.num_chans;
141 nic->mtu = bgx_port_conf.mtu;
142 nic->bpen = bgx_port_conf.bpen;
143 nic->fcs_strip = bgx_port_conf.fcs_strip;
144 nic->bcast_mode = bgx_port_conf.bcast_mode;
145 nic->mcast_mode = bgx_port_conf.mcast_mode;
146 nic->speed = bgx_port_conf.mode;
148 memcpy(&nic->mac_addr[0], &bgx_port_conf.macaddr[0], ETHER_ADDR_LEN);
150 octeontx_log_dbg("port opened %d", nic->port_id);
155 octeontx_port_close(struct octeontx_nic *nic)
157 PMD_INIT_FUNC_TRACE();
159 octeontx_bgx_port_close(nic->port_id);
160 octeontx_log_dbg("port closed %d", nic->port_id);
164 octeontx_port_stop(struct octeontx_nic *nic)
166 PMD_INIT_FUNC_TRACE();
168 return octeontx_bgx_port_stop(nic->port_id);
172 octeontx_port_promisc_set(struct octeontx_nic *nic, int en)
174 struct rte_eth_dev *dev;
178 PMD_INIT_FUNC_TRACE();
181 res = octeontx_bgx_port_promisc_set(nic->port_id, en);
183 octeontx_log_err("failed to set promiscuous mode %d",
186 /* Set proper flag for the mode */
187 dev->data->promiscuous = (en != 0) ? 1 : 0;
189 octeontx_log_dbg("port %d : promiscuous mode %s",
190 nic->port_id, en ? "set" : "unset");
194 octeontx_port_stats(struct octeontx_nic *nic, struct rte_eth_stats *stats)
196 octeontx_mbox_bgx_port_stats_t bgx_stats;
199 PMD_INIT_FUNC_TRACE();
201 res = octeontx_bgx_port_stats(nic->port_id, &bgx_stats);
203 octeontx_log_err("failed to get port stats %d", nic->port_id);
205 stats->ipackets = bgx_stats.rx_packets;
206 stats->ibytes = bgx_stats.rx_bytes;
207 stats->imissed = bgx_stats.rx_dropped;
208 stats->ierrors = bgx_stats.rx_errors;
209 stats->opackets = bgx_stats.tx_packets;
210 stats->obytes = bgx_stats.tx_bytes;
211 stats->oerrors = bgx_stats.tx_errors;
213 octeontx_log_dbg("port%d stats inpkts=%" PRIx64 " outpkts=%" PRIx64 "",
214 nic->port_id, stats->ipackets, stats->opackets);
218 octeontx_port_stats_clr(struct octeontx_nic *nic)
220 PMD_INIT_FUNC_TRACE();
222 octeontx_bgx_port_stats_clr(nic->port_id);
226 devconf_set_default_sane_values(struct rte_event_dev_config *dev_conf,
227 struct rte_event_dev_info *info)
229 memset(dev_conf, 0, sizeof(struct rte_event_dev_config));
230 dev_conf->dequeue_timeout_ns = info->min_dequeue_timeout_ns;
232 dev_conf->nb_event_ports = info->max_event_ports;
233 dev_conf->nb_event_queues = info->max_event_queues;
235 dev_conf->nb_event_queue_flows = info->max_event_queue_flows;
236 dev_conf->nb_event_port_dequeue_depth =
237 info->max_event_port_dequeue_depth;
238 dev_conf->nb_event_port_enqueue_depth =
239 info->max_event_port_enqueue_depth;
240 dev_conf->nb_event_port_enqueue_depth =
241 info->max_event_port_enqueue_depth;
242 dev_conf->nb_events_limit =
243 info->max_num_events;
247 octeontx_dev_configure(struct rte_eth_dev *dev)
249 struct rte_eth_dev_data *data = dev->data;
250 struct rte_eth_conf *conf = &data->dev_conf;
251 struct rte_eth_rxmode *rxmode = &conf->rxmode;
252 struct rte_eth_txmode *txmode = &conf->txmode;
253 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
256 PMD_INIT_FUNC_TRACE();
259 if (!rte_eal_has_hugepages()) {
260 octeontx_log_err("huge page is not configured");
264 if (txmode->mq_mode) {
265 octeontx_log_err("tx mq_mode DCB or VMDq not supported");
269 if (rxmode->mq_mode != ETH_MQ_RX_NONE &&
270 rxmode->mq_mode != ETH_MQ_RX_RSS) {
271 octeontx_log_err("unsupported rx qmode %d", rxmode->mq_mode);
275 if (!rxmode->hw_strip_crc) {
276 PMD_INIT_LOG(NOTICE, "can't disable hw crc strip");
277 rxmode->hw_strip_crc = 1;
280 if (rxmode->hw_ip_checksum) {
281 PMD_INIT_LOG(NOTICE, "rxcksum not supported");
282 rxmode->hw_ip_checksum = 0;
285 if (rxmode->split_hdr_size) {
286 octeontx_log_err("rxmode does not support split header");
290 if (rxmode->hw_vlan_filter) {
291 octeontx_log_err("VLAN filter not supported");
295 if (rxmode->hw_vlan_extend) {
296 octeontx_log_err("VLAN extended not supported");
300 if (rxmode->enable_lro) {
301 octeontx_log_err("LRO not supported");
305 if (conf->link_speeds & ETH_LINK_SPEED_FIXED) {
306 octeontx_log_err("setting link speed/duplex not supported");
310 if (conf->dcb_capability_en) {
311 octeontx_log_err("DCB enable not supported");
315 if (conf->fdir_conf.mode != RTE_FDIR_MODE_NONE) {
316 octeontx_log_err("flow director not supported");
320 nic->num_tx_queues = dev->data->nb_tx_queues;
322 ret = octeontx_pko_channel_open(nic->port_id * PKO_VF_NUM_DQ,
326 octeontx_log_err("failed to open channel %d no-of-txq %d",
327 nic->base_ochan, nic->num_tx_queues);
331 nic->pki.classifier_enable = false;
332 nic->pki.hash_enable = true;
333 nic->pki.initialized = false;
339 octeontx_dev_promisc_enable(struct rte_eth_dev *dev)
341 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
343 PMD_INIT_FUNC_TRACE();
344 octeontx_port_promisc_set(nic, 1);
348 octeontx_dev_promisc_disable(struct rte_eth_dev *dev)
350 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
352 PMD_INIT_FUNC_TRACE();
353 octeontx_port_promisc_set(nic, 0);
357 octeontx_atomic_write_link_status(struct rte_eth_dev *dev,
358 struct rte_eth_link *link)
360 struct rte_eth_link *dst = &dev->data->dev_link;
361 struct rte_eth_link *src = link;
363 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
364 *(uint64_t *)src) == 0)
371 octeontx_port_link_status(struct octeontx_nic *nic)
375 PMD_INIT_FUNC_TRACE();
376 res = octeontx_bgx_port_link_status(nic->port_id);
378 octeontx_log_err("failed to get port %d link status",
383 nic->link_up = (uint8_t)res;
384 octeontx_log_dbg("port %d link status %d", nic->port_id, nic->link_up);
390 * Return 0 means link status changed, -1 means not changed
393 octeontx_dev_link_update(struct rte_eth_dev *dev,
394 int wait_to_complete __rte_unused)
396 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
397 struct rte_eth_link link;
401 PMD_INIT_FUNC_TRACE();
403 res = octeontx_port_link_status(nic);
405 octeontx_log_err("failed to request link status %d", res);
409 link.link_status = nic->link_up;
411 switch (nic->speed) {
412 case OCTEONTX_LINK_SPEED_SGMII:
413 link.link_speed = ETH_SPEED_NUM_1G;
416 case OCTEONTX_LINK_SPEED_XAUI:
417 link.link_speed = ETH_SPEED_NUM_10G;
420 case OCTEONTX_LINK_SPEED_RXAUI:
421 case OCTEONTX_LINK_SPEED_10G_R:
422 link.link_speed = ETH_SPEED_NUM_10G;
424 case OCTEONTX_LINK_SPEED_QSGMII:
425 link.link_speed = ETH_SPEED_NUM_5G;
427 case OCTEONTX_LINK_SPEED_40G_R:
428 link.link_speed = ETH_SPEED_NUM_40G;
431 case OCTEONTX_LINK_SPEED_RESERVE1:
432 case OCTEONTX_LINK_SPEED_RESERVE2:
434 octeontx_log_err("incorrect link speed %d", nic->speed);
438 link.link_duplex = ETH_LINK_AUTONEG;
439 link.link_autoneg = ETH_LINK_SPEED_AUTONEG;
441 return octeontx_atomic_write_link_status(dev, &link);
445 octeontx_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
447 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
449 PMD_INIT_FUNC_TRACE();
450 octeontx_port_stats(nic, stats);
454 octeontx_dev_stats_reset(struct rte_eth_dev *dev)
456 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
458 PMD_INIT_FUNC_TRACE();
459 octeontx_port_stats_clr(nic);
463 octeontx_dev_default_mac_addr_set(struct rte_eth_dev *dev,
464 struct ether_addr *addr)
466 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
469 ret = octeontx_bgx_port_mac_set(nic->port_id, addr->addr_bytes);
471 octeontx_log_err("failed to set MAC address on port %d",
476 octeontx_dev_info(struct rte_eth_dev *dev,
477 struct rte_eth_dev_info *dev_info)
481 /* Autonegotiation may be disabled */
482 dev_info->speed_capa = ETH_LINK_SPEED_FIXED;
483 dev_info->speed_capa |= ETH_LINK_SPEED_10M | ETH_LINK_SPEED_100M |
484 ETH_LINK_SPEED_1G | ETH_LINK_SPEED_10G |
487 dev_info->driver_name = RTE_STR(rte_octeontx_pmd);
488 dev_info->max_mac_addrs = 1;
489 dev_info->max_rx_pktlen = PKI_MAX_PKTLEN;
490 dev_info->max_rx_queues = 1;
491 dev_info->max_tx_queues = PKO_MAX_NUM_DQ;
492 dev_info->min_rx_bufsize = 0;
493 dev_info->pci_dev = NULL;
495 dev_info->default_rxconf = (struct rte_eth_rxconf) {
500 dev_info->default_txconf = (struct rte_eth_txconf) {
503 ETH_TXQ_FLAGS_NOMULTSEGS |
504 ETH_TXQ_FLAGS_NOOFFLOADS |
505 ETH_TXQ_FLAGS_NOXSUMS,
508 dev_info->tx_offload_capa = DEV_TX_OFFLOAD_MT_LOCKFREE;
512 octeontx_dq_info_getter(octeontx_dq_t *dq, void *out)
514 ((octeontx_dq_t *)out)->lmtline_va = dq->lmtline_va;
515 ((octeontx_dq_t *)out)->ioreg_va = dq->ioreg_va;
516 ((octeontx_dq_t *)out)->fc_status_va = dq->fc_status_va;
520 octeontx_vf_start_tx_queue(struct rte_eth_dev *dev, struct octeontx_nic *nic,
523 struct octeontx_txq *txq;
526 PMD_INIT_FUNC_TRACE();
528 if (dev->data->tx_queue_state[qidx] == RTE_ETH_QUEUE_STATE_STARTED)
531 txq = dev->data->tx_queues[qidx];
533 res = octeontx_pko_channel_query_dqs(nic->base_ochan,
535 sizeof(octeontx_dq_t),
537 octeontx_dq_info_getter);
543 dev->data->tx_queue_state[qidx] = RTE_ETH_QUEUE_STATE_STARTED;
547 (void)octeontx_port_stop(nic);
548 octeontx_pko_channel_stop(nic->base_ochan);
549 octeontx_pko_channel_close(nic->base_ochan);
550 dev->data->tx_queue_state[qidx] = RTE_ETH_QUEUE_STATE_STOPPED;
555 octeontx_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t qidx)
557 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
559 PMD_INIT_FUNC_TRACE();
560 qidx = qidx % PKO_VF_NUM_DQ;
561 return octeontx_vf_start_tx_queue(dev, nic, qidx);
565 octeontx_vf_stop_tx_queue(struct rte_eth_dev *dev, struct octeontx_nic *nic,
571 PMD_INIT_FUNC_TRACE();
573 if (dev->data->tx_queue_state[qidx] == RTE_ETH_QUEUE_STATE_STOPPED)
576 dev->data->tx_queue_state[qidx] = RTE_ETH_QUEUE_STATE_STOPPED;
581 octeontx_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t qidx)
583 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
585 PMD_INIT_FUNC_TRACE();
586 qidx = qidx % PKO_VF_NUM_DQ;
588 return octeontx_vf_stop_tx_queue(dev, nic, qidx);
592 octeontx_dev_tx_queue_release(void *tx_queue)
594 struct octeontx_txq *txq = tx_queue;
597 PMD_INIT_FUNC_TRACE();
600 res = octeontx_dev_tx_queue_stop(txq->eth_dev, txq->queue_id);
602 octeontx_log_err("failed stop tx_queue(%d)\n",
610 octeontx_dev_tx_queue_setup(struct rte_eth_dev *dev, uint16_t qidx,
611 uint16_t nb_desc, unsigned int socket_id,
612 const struct rte_eth_txconf *tx_conf)
614 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
615 struct octeontx_txq *txq = NULL;
619 RTE_SET_USED(nb_desc);
620 RTE_SET_USED(socket_id);
621 RTE_SET_USED(tx_conf);
623 dq_num = (nic->port_id * PKO_VF_NUM_DQ) + qidx;
625 /* Socket id check */
626 if (socket_id != (unsigned int)SOCKET_ID_ANY &&
627 socket_id != (unsigned int)nic->node)
628 PMD_TX_LOG(INFO, "socket_id expected %d, configured %d",
629 socket_id, nic->node);
631 /* Free memory prior to re-allocation if needed. */
632 if (dev->data->tx_queues[qidx] != NULL) {
633 PMD_TX_LOG(DEBUG, "freeing memory prior to re-allocation %d",
635 octeontx_dev_tx_queue_release(dev->data->tx_queues[qidx]);
636 dev->data->tx_queues[qidx] = NULL;
639 /* Allocating tx queue data structure */
640 txq = rte_zmalloc_socket("ethdev TX queue", sizeof(struct octeontx_txq),
641 RTE_CACHE_LINE_SIZE, nic->node);
643 octeontx_log_err("failed to allocate txq=%d", qidx);
649 txq->queue_id = dq_num;
650 dev->data->tx_queues[qidx] = txq;
651 dev->data->tx_queue_state[qidx] = RTE_ETH_QUEUE_STATE_STOPPED;
653 res = octeontx_pko_channel_query_dqs(nic->base_ochan,
655 sizeof(octeontx_dq_t),
657 octeontx_dq_info_getter);
663 PMD_TX_LOG(DEBUG, "[%d]:[%d] txq=%p nb_desc=%d lmtline=%p ioreg_va=%p fc_status_va=%p",
664 qidx, txq->queue_id, txq, nb_desc, txq->dq.lmtline_va,
666 txq->dq.fc_status_va);
678 octeontx_dev_rx_queue_setup(struct rte_eth_dev *dev, uint16_t qidx,
679 uint16_t nb_desc, unsigned int socket_id,
680 const struct rte_eth_rxconf *rx_conf,
681 struct rte_mempool *mb_pool)
683 struct octeontx_nic *nic = octeontx_pmd_priv(dev);
684 struct rte_mempool_ops *mp_ops = NULL;
685 struct octeontx_rxq *rxq = NULL;
686 pki_pktbuf_cfg_t pktbuf_conf;
687 pki_hash_cfg_t pki_hash;
688 pki_qos_cfg_t pki_qos;
692 unsigned int ev_queues = (nic->ev_queues * nic->port_id) + qidx;
693 unsigned int ev_ports = (nic->ev_ports * nic->port_id) + qidx;
695 RTE_SET_USED(nb_desc);
697 memset(&pktbuf_conf, 0, sizeof(pktbuf_conf));
698 memset(&pki_hash, 0, sizeof(pki_hash));
699 memset(&pki_qos, 0, sizeof(pki_qos));
701 mp_ops = rte_mempool_get_ops(mb_pool->ops_index);
702 if (strcmp(mp_ops->name, "octeontx_fpavf")) {
703 octeontx_log_err("failed to find octeontx_fpavf mempool");
707 /* Handle forbidden configurations */
708 if (nic->pki.classifier_enable) {
709 octeontx_log_err("cannot setup queue %d. "
710 "Classifier option unsupported", qidx);
716 /* Rx deferred start is not supported */
717 if (rx_conf->rx_deferred_start) {
718 octeontx_log_err("rx deferred start not supported");
722 /* Verify queue index */
723 if (qidx >= dev->data->nb_rx_queues) {
724 octeontx_log_err("QID %d not supporteded (0 - %d available)\n",
725 qidx, (dev->data->nb_rx_queues - 1));
729 /* Socket id check */
730 if (socket_id != (unsigned int)SOCKET_ID_ANY &&
731 socket_id != (unsigned int)nic->node)
732 PMD_RX_LOG(INFO, "socket_id expected %d, configured %d",
733 socket_id, nic->node);
735 /* Allocating rx queue data structure */
736 rxq = rte_zmalloc_socket("ethdev RX queue", sizeof(struct octeontx_rxq),
737 RTE_CACHE_LINE_SIZE, nic->node);
739 octeontx_log_err("failed to allocate rxq=%d", qidx);
743 if (!nic->pki.initialized) {
744 pktbuf_conf.port_type = 0;
745 pki_hash.port_type = 0;
746 pki_qos.port_type = 0;
748 pktbuf_conf.mmask.f_wqe_skip = 1;
749 pktbuf_conf.mmask.f_first_skip = 1;
750 pktbuf_conf.mmask.f_later_skip = 1;
751 pktbuf_conf.mmask.f_mbuff_size = 1;
752 pktbuf_conf.mmask.f_cache_mode = 1;
754 pktbuf_conf.wqe_skip = OCTTX_PACKET_WQE_SKIP;
755 pktbuf_conf.first_skip = OCTTX_PACKET_FIRST_SKIP;
756 pktbuf_conf.later_skip = OCTTX_PACKET_LATER_SKIP;
757 pktbuf_conf.mbuff_size = (mb_pool->elt_size -
758 RTE_PKTMBUF_HEADROOM -
759 sizeof(struct rte_mbuf));
761 pktbuf_conf.cache_mode = PKI_OPC_MODE_STF2_STT;
763 ret = octeontx_pki_port_pktbuf_config(port, &pktbuf_conf);
765 octeontx_log_err("fail to configure pktbuf for port %d",
770 PMD_RX_LOG(DEBUG, "Port %d Rx pktbuf configured:\n"
771 "\tmbuf_size:\t0x%0x\n"
772 "\twqe_skip:\t0x%0x\n"
773 "\tfirst_skip:\t0x%0x\n"
774 "\tlater_skip:\t0x%0x\n"
775 "\tcache_mode:\t%s\n",
777 pktbuf_conf.mbuff_size,
778 pktbuf_conf.wqe_skip,
779 pktbuf_conf.first_skip,
780 pktbuf_conf.later_skip,
781 (pktbuf_conf.cache_mode ==
784 (pktbuf_conf.cache_mode ==
787 (pktbuf_conf.cache_mode ==
788 PKI_OPC_MODE_STF1_STT) ?
789 "STF1_STT" : "STF2_STT");
791 if (nic->pki.hash_enable) {
792 pki_hash.tag_dlc = 1;
793 pki_hash.tag_slc = 1;
794 pki_hash.tag_dlf = 1;
795 pki_hash.tag_slf = 1;
796 octeontx_pki_port_hash_config(port, &pki_hash);
799 pool = (uintptr_t)mb_pool->pool_id;
801 /* Get the gpool Id */
802 gaura = octeontx_fpa_bufpool_gpool(pool);
804 pki_qos.qpg_qos = PKI_QPG_QOS_NONE;
805 pki_qos.num_entry = 1;
806 pki_qos.drop_policy = 0;
807 pki_qos.tag_type = 2L;
808 pki_qos.qos_entry[0].port_add = 0;
809 pki_qos.qos_entry[0].gaura = gaura;
810 pki_qos.qos_entry[0].ggrp_ok = ev_queues;
811 pki_qos.qos_entry[0].ggrp_bad = ev_queues;
812 pki_qos.qos_entry[0].grptag_bad = 0;
813 pki_qos.qos_entry[0].grptag_ok = 0;
815 ret = octeontx_pki_port_create_qos(port, &pki_qos);
817 octeontx_log_err("failed to create QOS port=%d, q=%d",
822 nic->pki.initialized = true;
825 rxq->port_id = nic->port_id;
827 rxq->queue_id = qidx;
828 rxq->evdev = nic->evdev;
829 rxq->ev_queues = ev_queues;
830 rxq->ev_ports = ev_ports;
832 dev->data->rx_queues[qidx] = rxq;
833 dev->data->rx_queue_state[qidx] = RTE_ETH_QUEUE_STATE_STOPPED;
838 octeontx_dev_rx_queue_release(void *rxq)
843 /* Initialize and register driver with DPDK Application */
844 static const struct eth_dev_ops octeontx_dev_ops = {
845 .dev_configure = octeontx_dev_configure,
846 .dev_infos_get = octeontx_dev_info,
847 .promiscuous_enable = octeontx_dev_promisc_enable,
848 .promiscuous_disable = octeontx_dev_promisc_disable,
849 .link_update = octeontx_dev_link_update,
850 .stats_get = octeontx_dev_stats_get,
851 .stats_reset = octeontx_dev_stats_reset,
852 .mac_addr_set = octeontx_dev_default_mac_addr_set,
853 .tx_queue_start = octeontx_dev_tx_queue_start,
854 .tx_queue_stop = octeontx_dev_tx_queue_stop,
855 .tx_queue_setup = octeontx_dev_tx_queue_setup,
856 .tx_queue_release = octeontx_dev_tx_queue_release,
857 .rx_queue_setup = octeontx_dev_rx_queue_setup,
858 .rx_queue_release = octeontx_dev_rx_queue_release,
861 /* Create Ethdev interface per BGX LMAC ports */
863 octeontx_create(struct rte_vdev_device *dev, int port, uint8_t evdev,
867 char octtx_name[OCTEONTX_MAX_NAME_LEN];
868 struct octeontx_nic *nic = NULL;
869 struct rte_eth_dev *eth_dev = NULL;
870 struct rte_eth_dev_data *data = NULL;
871 const char *name = rte_vdev_device_name(dev);
873 PMD_INIT_FUNC_TRACE();
875 sprintf(octtx_name, "%s_%d", name, port);
876 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
877 eth_dev = rte_eth_dev_attach_secondary(octtx_name);
884 data = rte_zmalloc_socket(octtx_name, sizeof(*data), 0, socket_id);
886 octeontx_log_err("failed to allocate devdata");
891 nic = rte_zmalloc_socket(octtx_name, sizeof(*nic), 0, socket_id);
893 octeontx_log_err("failed to allocate nic structure");
901 res = octeontx_port_open(nic);
905 /* Rx side port configuration */
906 res = octeontx_pki_port_open(port);
908 octeontx_log_err("failed to open PKI port %d", port);
913 /* Reserve an ethdev entry */
914 eth_dev = rte_eth_dev_allocate(octtx_name);
915 if (eth_dev == NULL) {
916 octeontx_log_err("failed to allocate rte_eth_dev");
921 eth_dev->device = &dev->device;
922 eth_dev->intr_handle = NULL;
923 eth_dev->data->kdrv = RTE_KDRV_NONE;
924 eth_dev->data->numa_node = dev->device.numa_node;
926 rte_memcpy(data, (eth_dev)->data, sizeof(*data));
927 data->dev_private = nic;
929 data->port_id = eth_dev->data->port_id;
930 snprintf(data->name, sizeof(data->name), "%s", eth_dev->data->name);
935 data->dev_link.link_status = ETH_LINK_DOWN;
936 data->dev_started = 0;
937 data->promiscuous = 0;
938 data->all_multicast = 0;
939 data->scattered_rx = 0;
941 data->mac_addrs = rte_zmalloc_socket(octtx_name, ETHER_ADDR_LEN, 0,
943 if (data->mac_addrs == NULL) {
944 octeontx_log_err("failed to allocate memory for mac_addrs");
949 eth_dev->data = data;
950 eth_dev->dev_ops = &octeontx_dev_ops;
952 /* Finally save ethdev pointer to the NIC structure */
955 if (nic->port_id != data->port_id) {
956 octeontx_log_err("eth_dev->port_id (%d) is diff to orig (%d)",
957 data->port_id, nic->port_id);
962 /* Update port_id mac to eth_dev */
963 memcpy(data->mac_addrs, nic->mac_addr, ETHER_ADDR_LEN);
965 PMD_INIT_LOG(DEBUG, "ethdev info: ");
966 PMD_INIT_LOG(DEBUG, "port %d, port_ena %d ochan %d num_ochan %d tx_q %d",
967 nic->port_id, nic->port_ena,
968 nic->base_ochan, nic->num_ochans,
970 PMD_INIT_LOG(DEBUG, "speed %d mtu %d", nic->speed, nic->mtu);
972 return data->port_id;
976 octeontx_port_close(nic);
978 if (eth_dev != NULL) {
979 rte_free(eth_dev->data->mac_addrs);
982 rte_eth_dev_release_port(eth_dev);
988 /* Un initialize octeontx device */
990 octeontx_remove(struct rte_vdev_device *dev)
992 char octtx_name[OCTEONTX_MAX_NAME_LEN];
993 struct rte_eth_dev *eth_dev = NULL;
994 struct octeontx_nic *nic = NULL;
1000 for (i = 0; i < OCTEONTX_VDEV_DEFAULT_MAX_NR_PORT; i++) {
1001 sprintf(octtx_name, "eth_octeontx_%d", i);
1003 /* reserve an ethdev entry */
1004 eth_dev = rte_eth_dev_allocated(octtx_name);
1005 if (eth_dev == NULL)
1008 nic = octeontx_pmd_priv(eth_dev);
1009 rte_event_dev_stop(nic->evdev);
1010 PMD_INIT_LOG(INFO, "Closing octeontx device %s", octtx_name);
1012 rte_free(eth_dev->data->mac_addrs);
1013 rte_free(eth_dev->data->dev_private);
1014 rte_free(eth_dev->data);
1015 rte_eth_dev_release_port(eth_dev);
1016 rte_event_dev_close(nic->evdev);
1019 /* Free FC resource */
1020 octeontx_pko_fc_free();
1025 /* Initialize octeontx device */
1027 octeontx_probe(struct rte_vdev_device *dev)
1029 const char *dev_name;
1030 static int probe_once;
1031 uint8_t socket_id, qlist;
1032 int tx_vfcnt, port_id, evdev, qnum, pnum, res, i;
1033 struct rte_event_dev_config dev_conf;
1034 const char *eventdev_name = "event_octeontx";
1035 struct rte_event_dev_info info;
1037 struct octeontx_vdev_init_params init_params = {
1038 OCTEONTX_VDEV_DEFAULT_MAX_NR_PORT
1041 dev_name = rte_vdev_device_name(dev);
1042 res = octeontx_parse_vdev_init_params(&init_params, dev);
1046 if (init_params.nr_port > OCTEONTX_VDEV_DEFAULT_MAX_NR_PORT) {
1047 octeontx_log_err("nr_port (%d) > max (%d)", init_params.nr_port,
1048 OCTEONTX_VDEV_DEFAULT_MAX_NR_PORT);
1052 PMD_INIT_LOG(DEBUG, "initializing %s pmd", dev_name);
1054 socket_id = rte_socket_id();
1056 tx_vfcnt = octeontx_pko_vf_count();
1058 if (tx_vfcnt < init_params.nr_port) {
1059 octeontx_log_err("not enough PKO (%d) for port number (%d)",
1060 tx_vfcnt, init_params.nr_port);
1063 evdev = rte_event_dev_get_dev_id(eventdev_name);
1065 octeontx_log_err("eventdev %s not found", eventdev_name);
1069 res = rte_event_dev_info_get(evdev, &info);
1071 octeontx_log_err("failed to eventdev info %d", res);
1075 PMD_INIT_LOG(DEBUG, "max_queue %d max_port %d",
1076 info.max_event_queues, info.max_event_ports);
1078 if (octeontx_pko_init_fc(tx_vfcnt))
1081 devconf_set_default_sane_values(&dev_conf, &info);
1082 res = rte_event_dev_configure(evdev, &dev_conf);
1086 rte_event_dev_attr_get(evdev, RTE_EVENT_DEV_ATTR_PORT_COUNT,
1088 rte_event_dev_attr_get(evdev, RTE_EVENT_DEV_ATTR_QUEUE_COUNT,
1091 octeontx_log_err("too few event ports (%d) for event_q(%d)",
1098 * We don't poll on event ports
1099 * that do not have any queues assigned.
1103 "reducing number of active event ports to %d", pnum);
1105 for (i = 0; i < qnum; i++) {
1106 res = rte_event_queue_setup(evdev, i, NULL);
1108 octeontx_log_err("failed to setup event_q(%d): res %d",
1114 for (i = 0; i < pnum; i++) {
1115 res = rte_event_port_setup(evdev, i, NULL);
1118 octeontx_log_err("failed to setup ev port(%d) res=%d",
1122 /* Link one queue to one event port */
1124 res = rte_event_port_link(evdev, i, &qlist, NULL, 1);
1127 octeontx_log_err("failed to link port (%d): res=%d",
1133 /* Create ethdev interface */
1134 for (i = 0; i < init_params.nr_port; i++) {
1135 port_id = octeontx_create(dev, i, evdev, socket_id);
1137 octeontx_log_err("failed to create device %s",
1143 PMD_INIT_LOG(INFO, "created ethdev %s for port %d", dev_name,
1148 octeontx_log_err("interface %s not supported", dev_name);
1149 octeontx_remove(dev);
1158 octeontx_pko_fc_free();
1162 static struct rte_vdev_driver octeontx_pmd_drv = {
1163 .probe = octeontx_probe,
1164 .remove = octeontx_remove,
1167 RTE_PMD_REGISTER_VDEV(OCTEONTX_PMD, octeontx_pmd_drv);
1168 RTE_PMD_REGISTER_ALIAS(OCTEONTX_PMD, eth_octeontx);
1169 RTE_PMD_REGISTER_PARAM_STRING(OCTEONTX_PMD, "nr_port=<int> ");