4 * Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
5 * Copyright(c) 2014 6WIND S.A.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
45 #include <rte_lcore.h>
46 #include <rte_version.h>
47 #include <rte_devargs.h>
49 #include "eal_internal_cfg.h"
50 #include "eal_options.h"
51 #include "eal_filesystem.h"
53 #define BITS_PER_HEX 4
57 "b:" /* pci-blacklist */
61 "m:" /* memory size */
62 "n:" /* memory channels */
63 "r:" /* memory ranks */
65 "w:" /* pci-whitelist */
69 eal_long_options[] = {
70 {OPT_BASE_VIRTADDR, 1, NULL, OPT_BASE_VIRTADDR_NUM },
71 {OPT_CREATE_UIO_DEV, 1, NULL, OPT_CREATE_UIO_DEV_NUM },
72 {OPT_FILE_PREFIX, 1, NULL, OPT_FILE_PREFIX_NUM },
73 {OPT_HUGE_DIR, 1, NULL, OPT_HUGE_DIR_NUM },
74 {OPT_LOG_LEVEL, 1, NULL, OPT_LOG_LEVEL_NUM },
75 {OPT_MASTER_LCORE, 1, NULL, OPT_MASTER_LCORE_NUM },
76 {OPT_NO_HPET, 0, NULL, OPT_NO_HPET_NUM },
77 {OPT_NO_HUGE, 0, NULL, OPT_NO_HUGE_NUM },
78 {OPT_NO_PCI, 0, NULL, OPT_NO_PCI_NUM },
79 {OPT_NO_SHCONF, 0, NULL, OPT_NO_SHCONF_NUM },
80 {OPT_PCI_BLACKLIST, 1, NULL, OPT_PCI_BLACKLIST_NUM },
81 {OPT_PCI_WHITELIST, 1, NULL, OPT_PCI_WHITELIST_NUM },
82 {OPT_PROC_TYPE, 1, NULL, OPT_PROC_TYPE_NUM },
83 {OPT_SOCKET_MEM, 1, NULL, OPT_SOCKET_MEM_NUM },
84 {OPT_SYSLOG, 1, NULL, OPT_SYSLOG_NUM },
85 {OPT_VDEV, 1, NULL, OPT_VDEV_NUM },
86 {OPT_VFIO_INTR, 1, NULL, OPT_VFIO_INTR_NUM },
87 {OPT_VMWARE_TSC_MAP, 0, NULL, OPT_VMWARE_TSC_MAP_NUM },
88 {OPT_XEN_DOM0, 0, NULL, OPT_XEN_DOM0_NUM },
92 static int lcores_parsed;
93 static int master_lcore_parsed;
94 static int mem_parsed;
97 eal_reset_internal_config(struct internal_config *internal_cfg)
101 internal_cfg->memory = 0;
102 internal_cfg->force_nrank = 0;
103 internal_cfg->force_nchannel = 0;
104 internal_cfg->hugefile_prefix = HUGEFILE_PREFIX_DEFAULT;
105 internal_cfg->hugepage_dir = NULL;
106 internal_cfg->force_sockets = 0;
107 /* zero out the NUMA config */
108 for (i = 0; i < RTE_MAX_NUMA_NODES; i++)
109 internal_cfg->socket_mem[i] = 0;
110 /* zero out hugedir descriptors */
111 for (i = 0; i < MAX_HUGEPAGE_SIZES; i++)
112 internal_cfg->hugepage_info[i].lock_descriptor = -1;
113 internal_cfg->base_virtaddr = 0;
115 internal_cfg->syslog_facility = LOG_DAEMON;
116 /* default value from build option */
117 internal_cfg->log_level = RTE_LOG_LEVEL;
119 internal_cfg->xen_dom0_support = 0;
121 /* if set to NONE, interrupt mode is determined automatically */
122 internal_cfg->vfio_intr_mode = RTE_INTR_MODE_NONE;
124 #ifdef RTE_LIBEAL_USE_HPET
125 internal_cfg->no_hpet = 0;
127 internal_cfg->no_hpet = 1;
129 internal_cfg->vmware_tsc_map = 0;
133 * Parse the coremask given as argument (hexadecimal string) and fill
134 * the global configuration (core role and core count) with the parsed
137 static int xdigit2val(unsigned char c)
151 eal_parse_coremask(const char *coremask)
153 struct rte_config *cfg = rte_eal_get_configuration();
159 if (coremask == NULL)
161 /* Remove all blank characters ahead and after .
162 * Remove 0x/0X if exists.
164 while (isblank(*coremask))
166 if (coremask[0] == '0' && ((coremask[1] == 'x')
167 || (coremask[1] == 'X')))
169 i = strnlen(coremask, PATH_MAX);
170 while ((i > 0) && isblank(coremask[i - 1]))
175 for (i = i - 1; i >= 0 && idx < RTE_MAX_LCORE; i--) {
177 if (isxdigit(c) == 0) {
178 /* invalid characters */
182 for (j = 0; j < BITS_PER_HEX && idx < RTE_MAX_LCORE; j++, idx++)
184 if ((1 << j) & val) {
185 if (!lcore_config[idx].detected) {
186 RTE_LOG(ERR, EAL, "lcore %u "
187 "unavailable\n", idx);
190 cfg->lcore_role[idx] = ROLE_RTE;
191 lcore_config[idx].core_index = count;
194 cfg->lcore_role[idx] = ROLE_OFF;
195 lcore_config[idx].core_index = -1;
200 if (coremask[i] != '0')
202 for (; idx < RTE_MAX_LCORE; idx++) {
203 cfg->lcore_role[idx] = ROLE_OFF;
204 lcore_config[idx].core_index = -1;
208 /* Update the count of enabled logical cores of the EAL configuration */
209 cfg->lcore_count = count;
215 eal_parse_corelist(const char *corelist)
217 struct rte_config *cfg = rte_eal_get_configuration();
223 if (corelist == NULL)
226 /* Remove all blank characters ahead and after */
227 while (isblank(*corelist))
229 i = strnlen(corelist, sysconf(_SC_ARG_MAX));
230 while ((i > 0) && isblank(corelist[i - 1]))
234 for (idx = 0; idx < RTE_MAX_LCORE; idx++) {
235 cfg->lcore_role[idx] = ROLE_OFF;
236 lcore_config[idx].core_index = -1;
239 /* Get list of cores */
242 while (isblank(*corelist))
244 if (*corelist == '\0')
247 idx = strtoul(corelist, &end, 10);
248 if (errno || end == NULL)
250 while (isblank(*end))
254 } else if ((*end == ',') || (*end == '\0')) {
256 if (min == RTE_MAX_LCORE)
258 for (idx = min; idx <= max; idx++) {
259 cfg->lcore_role[idx] = ROLE_RTE;
260 lcore_config[idx].core_index = count;
267 } while (*end != '\0');
272 /* Update the count of enabled logical cores of the EAL configuration */
273 cfg->lcore_count = count;
279 /* Changes the lcore id of the master thread */
281 eal_parse_master_lcore(const char *arg)
284 struct rte_config *cfg = rte_eal_get_configuration();
287 cfg->master_lcore = (uint32_t) strtol(arg, &parsing_end, 0);
288 if (errno || parsing_end[0] != 0)
290 if (cfg->master_lcore >= RTE_MAX_LCORE)
292 master_lcore_parsed = 1;
297 eal_parse_syslog(const char *facility, struct internal_config *conf)
304 { "auth", LOG_AUTH },
305 { "cron", LOG_CRON },
306 { "daemon", LOG_DAEMON },
308 { "kern", LOG_KERN },
310 { "mail", LOG_MAIL },
311 { "news", LOG_NEWS },
312 { "syslog", LOG_SYSLOG },
313 { "user", LOG_USER },
314 { "uucp", LOG_UUCP },
315 { "local0", LOG_LOCAL0 },
316 { "local1", LOG_LOCAL1 },
317 { "local2", LOG_LOCAL2 },
318 { "local3", LOG_LOCAL3 },
319 { "local4", LOG_LOCAL4 },
320 { "local5", LOG_LOCAL5 },
321 { "local6", LOG_LOCAL6 },
322 { "local7", LOG_LOCAL7 },
326 for (i = 0; map[i].name; i++) {
327 if (!strcmp(facility, map[i].name)) {
328 conf->syslog_facility = map[i].value;
336 eal_parse_log_level(const char *level, uint32_t *log_level)
342 tmp = strtoul(level, &end, 0);
344 /* check for errors */
345 if ((errno != 0) || (level[0] == '\0') ||
346 end == NULL || (*end != '\0'))
349 /* log_level is a uint32_t */
350 if (tmp >= UINT32_MAX)
357 static enum rte_proc_type_t
358 eal_parse_proc_type(const char *arg)
360 if (strncasecmp(arg, "primary", sizeof("primary")) == 0)
361 return RTE_PROC_PRIMARY;
362 if (strncasecmp(arg, "secondary", sizeof("secondary")) == 0)
363 return RTE_PROC_SECONDARY;
364 if (strncasecmp(arg, "auto", sizeof("auto")) == 0)
365 return RTE_PROC_AUTO;
367 return RTE_PROC_INVALID;
371 eal_parse_common_option(int opt, const char *optarg,
372 struct internal_config *conf)
377 if (rte_eal_devargs_add(RTE_DEVTYPE_BLACKLISTED_PCI,
384 if (rte_eal_devargs_add(RTE_DEVTYPE_WHITELISTED_PCI,
391 if (eal_parse_coremask(optarg) < 0) {
392 RTE_LOG(ERR, EAL, "invalid coremask\n");
398 if (eal_parse_corelist(optarg) < 0) {
399 RTE_LOG(ERR, EAL, "invalid core list\n");
405 conf->memory = atoi(optarg);
406 conf->memory *= 1024ULL;
407 conf->memory *= 1024ULL;
410 /* force number of channels */
412 conf->force_nchannel = atoi(optarg);
413 if (conf->force_nchannel == 0 ||
414 conf->force_nchannel > 4) {
415 RTE_LOG(ERR, EAL, "invalid channel number\n");
419 /* force number of ranks */
421 conf->force_nrank = atoi(optarg);
422 if (conf->force_nrank == 0 ||
423 conf->force_nrank > 16) {
424 RTE_LOG(ERR, EAL, "invalid rank number\n");
429 /* since message is explicitly requested by user, we
430 * write message at highest log level so it can always
432 * even if info or warning messages are disabled */
433 RTE_LOG(CRIT, EAL, "RTE Version: '%s'\n", rte_version());
437 case OPT_NO_HUGE_NUM:
438 conf->no_hugetlbfs = 1;
445 case OPT_NO_HPET_NUM:
449 case OPT_VMWARE_TSC_MAP_NUM:
450 conf->vmware_tsc_map = 1;
453 case OPT_NO_SHCONF_NUM:
457 case OPT_PROC_TYPE_NUM:
458 conf->process_type = eal_parse_proc_type(optarg);
461 case OPT_MASTER_LCORE_NUM:
462 if (eal_parse_master_lcore(optarg) < 0) {
463 RTE_LOG(ERR, EAL, "invalid parameter for --"
464 OPT_MASTER_LCORE "\n");
470 if (rte_eal_devargs_add(RTE_DEVTYPE_VIRTUAL,
477 if (eal_parse_syslog(optarg, conf) < 0) {
478 RTE_LOG(ERR, EAL, "invalid parameters for --"
484 case OPT_LOG_LEVEL_NUM: {
487 if (eal_parse_log_level(optarg, &log) < 0) {
489 "invalid parameters for --"
493 conf->log_level = log;
497 /* don't know what to do, leave this to caller */
507 eal_adjust_config(struct internal_config *internal_cfg)
510 struct rte_config *cfg = rte_eal_get_configuration();
512 if (internal_config.process_type == RTE_PROC_AUTO)
513 internal_config.process_type = eal_proc_type_detect();
515 /* default master lcore is the first one */
516 if (!master_lcore_parsed)
517 cfg->master_lcore = rte_get_next_lcore(-1, 0, 0);
519 /* if no memory amounts were requested, this will result in 0 and
520 * will be overridden later, right after eal_hugepage_info_init() */
521 for (i = 0; i < RTE_MAX_NUMA_NODES; i++)
522 internal_cfg->memory += internal_cfg->socket_mem[i];
528 eal_check_common_options(struct internal_config *internal_cfg)
530 struct rte_config *cfg = rte_eal_get_configuration();
532 if (!lcores_parsed) {
533 RTE_LOG(ERR, EAL, "CPU cores must be enabled with options "
537 if (cfg->lcore_role[cfg->master_lcore] != ROLE_RTE) {
538 RTE_LOG(ERR, EAL, "Master lcore is not enabled for DPDK\n");
542 if (internal_cfg->process_type == RTE_PROC_INVALID) {
543 RTE_LOG(ERR, EAL, "Invalid process type specified\n");
546 if (internal_cfg->process_type == RTE_PROC_PRIMARY &&
547 internal_cfg->force_nchannel == 0) {
548 RTE_LOG(ERR, EAL, "Number of memory channels (-n) not "
552 if (index(internal_cfg->hugefile_prefix, '%') != NULL) {
553 RTE_LOG(ERR, EAL, "Invalid char, '%%', in --"OPT_FILE_PREFIX" "
557 if (mem_parsed && internal_cfg->force_sockets == 1) {
558 RTE_LOG(ERR, EAL, "Options -m and --"OPT_SOCKET_MEM" cannot "
559 "be specified at the same time\n");
562 if (internal_cfg->no_hugetlbfs &&
563 (mem_parsed || internal_cfg->force_sockets == 1)) {
564 RTE_LOG(ERR, EAL, "Options -m or --"OPT_SOCKET_MEM" cannot "
565 "be specified together with --"OPT_NO_HUGE"\n");
569 if (rte_eal_devargs_type_count(RTE_DEVTYPE_WHITELISTED_PCI) != 0 &&
570 rte_eal_devargs_type_count(RTE_DEVTYPE_BLACKLISTED_PCI) != 0) {
571 RTE_LOG(ERR, EAL, "Options blacklist (-b) and whitelist (-w) "
572 "cannot be used at the same time\n");
580 eal_common_usage(void)
582 printf("-c COREMASK|-l CORELIST -n CHANNELS [options]\n\n"
583 "EAL common options:\n"
584 " -c COREMASK Hexadecimal bitmask of cores to run on\n"
585 " -l CORELIST List of cores to run on\n"
586 " The argument format is <c1>[-c2][,c3[-c4],...]\n"
587 " where c1, c2, etc are core indexes between 0 and %d\n"
588 " --"OPT_MASTER_LCORE" ID Core ID that is used as master\n"
589 " -n CHANNELS Number of memory channels\n"
590 " -m MB Memory to allocate (see also --"OPT_SOCKET_MEM")\n"
591 " -r RANKS Force number of memory ranks (don't detect)\n"
592 " -b, --"OPT_PCI_BLACKLIST" Add a PCI device in black list.\n"
593 " Prevent EAL from using this PCI device. The argument\n"
594 " format is <domain:bus:devid.func>.\n"
595 " -w, --"OPT_PCI_WHITELIST" Add a PCI device in white list.\n"
596 " Only use the specified PCI devices. The argument format\n"
597 " is <[domain:]bus:devid.func>. This option can be present\n"
598 " several times (once per device).\n"
599 " [NOTE: PCI whitelist cannot be used with -b option]\n"
600 " --"OPT_VDEV" Add a virtual device.\n"
601 " The argument format is <driver><id>[,key=val,...]\n"
602 " (ex: --vdev=eth_pcap0,iface=eth2).\n"
603 " --"OPT_VMWARE_TSC_MAP" Use VMware TSC map instead of native RDTSC\n"
604 " --"OPT_PROC_TYPE" Type of this process (primary|secondary|auto)\n"
605 " --"OPT_SYSLOG" Set syslog facility\n"
606 " --"OPT_LOG_LEVEL" Set default log level\n"
607 " -v Display version information on startup\n"
608 "\nEAL options for DEBUG use only:\n"
609 " --"OPT_NO_HUGE" Use malloc instead of hugetlbfs\n"
610 " --"OPT_NO_PCI" Disable PCI\n"
611 " --"OPT_NO_HPET" Disable HPET\n"
612 " --"OPT_NO_SHCONF" No shared config (mmap'd files)\n"
613 "\n", RTE_MAX_LCORE);