4 * Copyright(c) 2015 Cavium Networks. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Cavium Networks nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #ifndef _TEST_XMMT_OPS_H_
35 #define _TEST_XMMT_OPS_H_
39 #if defined(RTE_ARCH_ARM) || defined(RTE_ARCH_ARM64)
41 /* vect_* abstraction implementation using NEON */
43 /* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/
44 #define vect_loadu_sil128(p) vld1q_s32((const int32_t *)p)
46 /* sets the 4 signed 32-bit integer values and returns the xmm_t variable */
47 static inline xmm_t __attribute__((always_inline))
48 vect_set_epi32(int i3, int i2, int i1, int i0)
50 int32_t data[4] = {i0, i1, i2, i3};
52 return vld1q_s32(data);
55 #elif defined(RTE_ARCH_X86)
57 /* vect_* abstraction implementation using SSE */
59 /* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/
60 #define vect_loadu_sil128(p) _mm_loadu_si128(p)
62 /* sets the 4 signed 32-bit integer values and returns the xmm_t variable */
63 #define vect_set_epi32(i3, i2, i1, i0) _mm_set_epi32(i3, i2, i1, i0)
67 #endif /* _TEST_XMMT_OPS_H_ */