1 /* SPDX-License-Identifier: BSD-3-Clause
3 * Copyright(c) 2019-2020 Xilinx, Inc.
4 * Copyright(c) 2012-2019 Solarflare Communications Inc.
11 #if EFSYS_OPT_RIVERHEAD || EFX_OPTS_EF10()
13 #if EFSYS_OPT_RX_SCALE
14 static __checkReturn efx_rc_t
15 efx_mcdi_rss_context_alloc(
17 __in efx_rx_scale_context_type_t type,
18 __in uint32_t num_queues,
19 __out uint32_t *rss_contextp)
22 EFX_MCDI_DECLARE_BUF(payload, MC_CMD_RSS_CONTEXT_ALLOC_IN_LEN,
23 MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN);
25 uint32_t context_type;
28 if (num_queues > EFX_MAXRSS) {
34 case EFX_RX_SCALE_EXCLUSIVE:
35 context_type = MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_EXCLUSIVE;
37 case EFX_RX_SCALE_SHARED:
38 context_type = MC_CMD_RSS_CONTEXT_ALLOC_IN_TYPE_SHARED;
45 req.emr_cmd = MC_CMD_RSS_CONTEXT_ALLOC;
46 req.emr_in_buf = payload;
47 req.emr_in_length = MC_CMD_RSS_CONTEXT_ALLOC_IN_LEN;
48 req.emr_out_buf = payload;
49 req.emr_out_length = MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN;
51 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_ALLOC_IN_UPSTREAM_PORT_ID,
53 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_ALLOC_IN_TYPE, context_type);
56 * For exclusive contexts, NUM_QUEUES is only used to validate
57 * indirection table offsets.
58 * For shared contexts, the provided context will spread traffic over
59 * NUM_QUEUES many queues.
61 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_ALLOC_IN_NUM_QUEUES, num_queues);
63 efx_mcdi_execute(enp, &req);
65 if (req.emr_rc != 0) {
70 if (req.emr_out_length_used < MC_CMD_RSS_CONTEXT_ALLOC_OUT_LEN) {
75 rss_context = MCDI_OUT_DWORD(req, RSS_CONTEXT_ALLOC_OUT_RSS_CONTEXT_ID);
76 if (rss_context == EF10_RSS_CONTEXT_INVALID) {
81 *rss_contextp = rss_context;
94 EFSYS_PROBE1(fail1, efx_rc_t, rc);
98 #endif /* EFSYS_OPT_RX_SCALE */
100 #if EFSYS_OPT_RX_SCALE
102 efx_mcdi_rss_context_free(
104 __in uint32_t rss_context)
107 EFX_MCDI_DECLARE_BUF(payload, MC_CMD_RSS_CONTEXT_FREE_IN_LEN,
108 MC_CMD_RSS_CONTEXT_FREE_OUT_LEN);
111 if (rss_context == EF10_RSS_CONTEXT_INVALID) {
116 req.emr_cmd = MC_CMD_RSS_CONTEXT_FREE;
117 req.emr_in_buf = payload;
118 req.emr_in_length = MC_CMD_RSS_CONTEXT_FREE_IN_LEN;
119 req.emr_out_buf = payload;
120 req.emr_out_length = MC_CMD_RSS_CONTEXT_FREE_OUT_LEN;
122 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_FREE_IN_RSS_CONTEXT_ID, rss_context);
124 efx_mcdi_execute_quiet(enp, &req);
126 if (req.emr_rc != 0) {
136 EFSYS_PROBE1(fail1, efx_rc_t, rc);
140 #endif /* EFSYS_OPT_RX_SCALE */
142 #if EFSYS_OPT_RX_SCALE
144 efx_mcdi_rss_context_set_flags(
146 __in uint32_t rss_context,
147 __in efx_rx_hash_type_t type)
149 efx_nic_cfg_t *encp = &enp->en_nic_cfg;
151 EFX_MCDI_DECLARE_BUF(payload, MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_LEN,
152 MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT_LEN);
155 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV4_TCP_LBN ==
156 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_LBN);
157 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV4_TCP_WIDTH ==
158 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE_WIDTH);
159 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV4_LBN ==
160 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_LBN);
161 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV4_WIDTH ==
162 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE_WIDTH);
163 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV6_TCP_LBN ==
164 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_LBN);
165 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV6_TCP_WIDTH ==
166 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE_WIDTH);
167 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV6_LBN ==
168 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_LBN);
169 EFX_STATIC_ASSERT(EFX_RX_CLASS_IPV6_WIDTH ==
170 MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE_WIDTH);
172 if (rss_context == EF10_RSS_CONTEXT_INVALID) {
177 req.emr_cmd = MC_CMD_RSS_CONTEXT_SET_FLAGS;
178 req.emr_in_buf = payload;
179 req.emr_in_length = MC_CMD_RSS_CONTEXT_SET_FLAGS_IN_LEN;
180 req.emr_out_buf = payload;
181 req.emr_out_length = MC_CMD_RSS_CONTEXT_SET_FLAGS_OUT_LEN;
183 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_SET_FLAGS_IN_RSS_CONTEXT_ID,
187 * If the firmware lacks support for additional modes, RSS_MODE
188 * fields must contain zeros, otherwise the operation will fail.
190 if (encp->enc_rx_scale_additional_modes_supported == B_FALSE)
191 type &= EFX_RX_HASH_LEGACY_MASK;
193 MCDI_IN_POPULATE_DWORD_10(req, RSS_CONTEXT_SET_FLAGS_IN_FLAGS,
194 RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV4_EN,
195 (type & EFX_RX_HASH_IPV4) ? 1 : 0,
196 RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV4_EN,
197 (type & EFX_RX_HASH_TCPIPV4) ? 1 : 0,
198 RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_IPV6_EN,
199 (type & EFX_RX_HASH_IPV6) ? 1 : 0,
200 RSS_CONTEXT_SET_FLAGS_IN_TOEPLITZ_TCPV6_EN,
201 (type & EFX_RX_HASH_TCPIPV6) ? 1 : 0,
202 RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV4_RSS_MODE,
203 (type >> EFX_RX_CLASS_IPV4_TCP_LBN) &
204 EFX_MASK32(EFX_RX_CLASS_IPV4_TCP),
205 RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV4_RSS_MODE,
206 (type >> EFX_RX_CLASS_IPV4_UDP_LBN) &
207 EFX_MASK32(EFX_RX_CLASS_IPV4_UDP),
208 RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV4_RSS_MODE,
209 (type >> EFX_RX_CLASS_IPV4_LBN) & EFX_MASK32(EFX_RX_CLASS_IPV4),
210 RSS_CONTEXT_SET_FLAGS_IN_TCP_IPV6_RSS_MODE,
211 (type >> EFX_RX_CLASS_IPV6_TCP_LBN) &
212 EFX_MASK32(EFX_RX_CLASS_IPV6_TCP),
213 RSS_CONTEXT_SET_FLAGS_IN_UDP_IPV6_RSS_MODE,
214 (type >> EFX_RX_CLASS_IPV6_UDP_LBN) &
215 EFX_MASK32(EFX_RX_CLASS_IPV6_UDP),
216 RSS_CONTEXT_SET_FLAGS_IN_OTHER_IPV6_RSS_MODE,
217 (type >> EFX_RX_CLASS_IPV6_LBN) & EFX_MASK32(EFX_RX_CLASS_IPV6));
219 efx_mcdi_execute(enp, &req);
221 if (req.emr_rc != 0) {
231 EFSYS_PROBE1(fail1, efx_rc_t, rc);
235 #endif /* EFSYS_OPT_RX_SCALE */
237 #if EFSYS_OPT_RX_SCALE
239 efx_mcdi_rss_context_set_key(
241 __in uint32_t rss_context,
242 __in_ecount(n) uint8_t *key,
246 EFX_MCDI_DECLARE_BUF(payload, MC_CMD_RSS_CONTEXT_SET_KEY_IN_LEN,
247 MC_CMD_RSS_CONTEXT_SET_KEY_OUT_LEN);
250 if (rss_context == EF10_RSS_CONTEXT_INVALID) {
255 req.emr_cmd = MC_CMD_RSS_CONTEXT_SET_KEY;
256 req.emr_in_buf = payload;
257 req.emr_in_length = MC_CMD_RSS_CONTEXT_SET_KEY_IN_LEN;
258 req.emr_out_buf = payload;
259 req.emr_out_length = MC_CMD_RSS_CONTEXT_SET_KEY_OUT_LEN;
261 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_SET_KEY_IN_RSS_CONTEXT_ID,
264 EFSYS_ASSERT3U(n, ==, MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN);
265 if (n != MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN) {
270 memcpy(MCDI_IN2(req, uint8_t, RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY),
273 efx_mcdi_execute(enp, &req);
275 if (req.emr_rc != 0) {
287 EFSYS_PROBE1(fail1, efx_rc_t, rc);
291 #endif /* EFSYS_OPT_RX_SCALE */
293 #if EFSYS_OPT_RX_SCALE
295 efx_mcdi_rss_context_set_table(
297 __in uint32_t rss_context,
298 __in_ecount(n) unsigned int *table,
302 EFX_MCDI_DECLARE_BUF(payload, MC_CMD_RSS_CONTEXT_SET_TABLE_IN_LEN,
303 MC_CMD_RSS_CONTEXT_SET_TABLE_OUT_LEN);
307 if (rss_context == EF10_RSS_CONTEXT_INVALID) {
312 req.emr_cmd = MC_CMD_RSS_CONTEXT_SET_TABLE;
313 req.emr_in_buf = payload;
314 req.emr_in_length = MC_CMD_RSS_CONTEXT_SET_TABLE_IN_LEN;
315 req.emr_out_buf = payload;
316 req.emr_out_length = MC_CMD_RSS_CONTEXT_SET_TABLE_OUT_LEN;
318 MCDI_IN_SET_DWORD(req, RSS_CONTEXT_SET_TABLE_IN_RSS_CONTEXT_ID,
322 MCDI_IN2(req, uint8_t, RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE);
325 i < MC_CMD_RSS_CONTEXT_SET_TABLE_IN_INDIRECTION_TABLE_LEN;
327 req_table[i] = (n > 0) ? (uint8_t)table[i % n] : 0;
330 efx_mcdi_execute(enp, &req);
332 if (req.emr_rc != 0) {
342 EFSYS_PROBE1(fail1, efx_rc_t, rc);
346 #endif /* EFSYS_OPT_RX_SCALE */
349 __checkReturn efx_rc_t
353 #if EFSYS_OPT_RX_SCALE
355 if (efx_mcdi_rss_context_alloc(enp, EFX_RX_SCALE_EXCLUSIVE, EFX_MAXRSS,
356 &enp->en_rss_context) == 0) {
358 * Allocated an exclusive RSS context, which allows both the
359 * indirection table and key to be modified.
361 enp->en_rss_context_type = EFX_RX_SCALE_EXCLUSIVE;
362 enp->en_hash_support = EFX_RX_HASH_AVAILABLE;
365 * Failed to allocate an exclusive RSS context. Continue
366 * operation without support for RSS. The pseudo-header in
367 * received packets will not contain a Toeplitz hash value.
369 enp->en_rss_context_type = EFX_RX_SCALE_UNAVAILABLE;
370 enp->en_hash_support = EFX_RX_HASH_UNAVAILABLE;
373 #endif /* EFSYS_OPT_RX_SCALE */
380 #if EFSYS_OPT_RX_SCATTER
381 __checkReturn efx_rc_t
382 ef10_rx_scatter_enable(
384 __in unsigned int buf_size)
386 _NOTE(ARGUNUSED(enp, buf_size))
389 #endif /* EFSYS_OPT_RX_SCATTER */
391 #endif /* EFX_OPTS_EF10() */
393 #if EFSYS_OPT_RX_SCALE
394 __checkReturn efx_rc_t
395 ef10_rx_scale_context_alloc(
397 __in efx_rx_scale_context_type_t type,
398 __in uint32_t num_queues,
399 __out uint32_t *rss_contextp)
403 rc = efx_mcdi_rss_context_alloc(enp, type, num_queues, rss_contextp);
410 EFSYS_PROBE1(fail1, efx_rc_t, rc);
413 #endif /* EFSYS_OPT_RX_SCALE */
415 #if EFSYS_OPT_RX_SCALE
416 __checkReturn efx_rc_t
417 ef10_rx_scale_context_free(
419 __in uint32_t rss_context)
423 rc = efx_mcdi_rss_context_free(enp, rss_context);
430 EFSYS_PROBE1(fail1, efx_rc_t, rc);
433 #endif /* EFSYS_OPT_RX_SCALE */
435 #if EFSYS_OPT_RX_SCALE
436 __checkReturn efx_rc_t
437 ef10_rx_scale_mode_set(
439 __in uint32_t rss_context,
440 __in efx_rx_hash_alg_t alg,
441 __in efx_rx_hash_type_t type,
442 __in boolean_t insert)
444 efx_nic_cfg_t *encp = &enp->en_nic_cfg;
447 EFSYS_ASSERT3U(insert, ==, B_TRUE);
449 if ((encp->enc_rx_scale_hash_alg_mask & (1U << alg)) == 0 ||
455 if (rss_context == EFX_RSS_CONTEXT_DEFAULT) {
456 if (enp->en_rss_context_type == EFX_RX_SCALE_UNAVAILABLE) {
460 rss_context = enp->en_rss_context;
463 if ((rc = efx_mcdi_rss_context_set_flags(enp,
464 rss_context, type)) != 0)
474 EFSYS_PROBE1(fail1, efx_rc_t, rc);
478 #endif /* EFSYS_OPT_RX_SCALE */
480 #if EFSYS_OPT_RX_SCALE
481 __checkReturn efx_rc_t
482 ef10_rx_scale_key_set(
484 __in uint32_t rss_context,
485 __in_ecount(n) uint8_t *key,
490 EFX_STATIC_ASSERT(EFX_RSS_KEY_SIZE ==
491 MC_CMD_RSS_CONTEXT_SET_KEY_IN_TOEPLITZ_KEY_LEN);
493 if (rss_context == EFX_RSS_CONTEXT_DEFAULT) {
494 if (enp->en_rss_context_type == EFX_RX_SCALE_UNAVAILABLE) {
498 rss_context = enp->en_rss_context;
501 if ((rc = efx_mcdi_rss_context_set_key(enp, rss_context, key, n)) != 0)
509 EFSYS_PROBE1(fail1, efx_rc_t, rc);
513 #endif /* EFSYS_OPT_RX_SCALE */
515 #if EFSYS_OPT_RX_SCALE
516 __checkReturn efx_rc_t
517 ef10_rx_scale_tbl_set(
519 __in uint32_t rss_context,
520 __in_ecount(n) unsigned int *table,
526 if (rss_context == EFX_RSS_CONTEXT_DEFAULT) {
527 if (enp->en_rss_context_type == EFX_RX_SCALE_UNAVAILABLE) {
531 rss_context = enp->en_rss_context;
534 if ((rc = efx_mcdi_rss_context_set_table(enp,
535 rss_context, table, n)) != 0)
543 EFSYS_PROBE1(fail1, efx_rc_t, rc);
547 #endif /* EFSYS_OPT_RX_SCALE */
552 * EF10 RX pseudo-header
553 * ---------------------
555 * Receive packets are prefixed by an (optional) 14 byte pseudo-header:
557 * +00: Toeplitz hash value.
558 * (32bit little-endian)
559 * +04: Outer VLAN tag. Zero if the packet did not have an outer VLAN tag.
561 * +06: Inner VLAN tag. Zero if the packet did not have an inner VLAN tag.
563 * +08: Packet Length. Zero if the RX datapath was in cut-through mode.
564 * (16bit little-endian)
565 * +10: MAC timestamp. Zero if timestamping is not enabled.
566 * (32bit little-endian)
568 * See "The RX Pseudo-header" in SF-109306-TC.
571 __checkReturn efx_rc_t
572 ef10_rx_prefix_pktlen(
574 __in uint8_t *buffer,
575 __out uint16_t *lengthp)
577 _NOTE(ARGUNUSED(enp))
580 * The RX pseudo-header contains the packet length, excluding the
581 * pseudo-header. If the hardware receive datapath was operating in
582 * cut-through mode then the length in the RX pseudo-header will be
583 * zero, and the packet length must be obtained from the DMA length
584 * reported in the RX event.
586 *lengthp = buffer[8] | (buffer[9] << 8);
590 #if EFSYS_OPT_RX_SCALE
591 __checkReturn uint32_t
594 __in efx_rx_hash_alg_t func,
595 __in uint8_t *buffer)
597 _NOTE(ARGUNUSED(enp))
600 case EFX_RX_HASHALG_PACKED_STREAM:
601 case EFX_RX_HASHALG_TOEPLITZ:
612 #endif /* EFSYS_OPT_RX_SCALE */
614 #if EFSYS_OPT_RX_PACKED_STREAM
616 * Fake length for RXQ descriptors in packed stream mode
617 * to make hardware happy
619 #define EFX_RXQ_PACKED_STREAM_FAKE_BUF_SIZE 32
625 __in_ecount(ndescs) efsys_dma_addr_t *addrp,
627 __in unsigned int ndescs,
628 __in unsigned int completed,
629 __in unsigned int added)
636 _NOTE(ARGUNUSED(completed))
638 #if EFSYS_OPT_RX_PACKED_STREAM
640 * Real size of the buffer does not fit into ESF_DZ_RX_KER_BYTE_CNT
641 * and equal to 0 after applying mask. Hardware does not like it.
643 if (erp->er_ev_qstate->eers_rx_packed_stream)
644 size = EFX_RXQ_PACKED_STREAM_FAKE_BUF_SIZE;
647 /* The client driver must not overfill the queue */
648 EFSYS_ASSERT3U(added - completed + ndescs, <=,
649 EFX_RXQ_LIMIT(erp->er_mask + 1));
651 id = added & (erp->er_mask);
652 for (i = 0; i < ndescs; i++) {
653 EFSYS_PROBE4(rx_post, unsigned int, erp->er_index,
654 unsigned int, id, efsys_dma_addr_t, addrp[i],
657 EFX_POPULATE_QWORD_3(qword,
658 ESF_DZ_RX_KER_BYTE_CNT, (uint32_t)(size),
659 ESF_DZ_RX_KER_BUF_ADDR_DW0,
660 (uint32_t)(addrp[i] & 0xffffffff),
661 ESF_DZ_RX_KER_BUF_ADDR_DW1,
662 (uint32_t)(addrp[i] >> 32));
664 offset = id * sizeof (efx_qword_t);
665 EFSYS_MEM_WRITEQ(erp->er_esmp, offset, &qword);
667 id = (id + 1) & (erp->er_mask);
674 __in unsigned int added,
675 __inout unsigned int *pushedp)
677 efx_nic_t *enp = erp->er_enp;
678 unsigned int pushed = *pushedp;
682 /* Hardware has alignment restriction for WPTR */
683 wptr = EFX_P2ALIGN(unsigned int, added, EF10_RX_WPTR_ALIGN);
689 /* Push the populated descriptors out */
690 wptr &= erp->er_mask;
692 EFX_POPULATE_DWORD_1(dword, ERF_DZ_RX_DESC_WPTR, wptr);
694 /* Guarantee ordering of memory (descriptors) and PIO (doorbell) */
695 EFX_DMA_SYNC_QUEUE_FOR_DEVICE(erp->er_esmp, erp->er_mask + 1,
696 wptr, pushed & erp->er_mask);
697 EFSYS_PIO_WRITE_BARRIER();
698 EFX_BAR_VI_WRITED(enp, ER_DZ_RX_DESC_UPD_REG,
699 erp->er_index, &dword, B_FALSE);
702 #if EFSYS_OPT_RX_PACKED_STREAM
705 ef10_rx_qpush_ps_credits(
708 efx_nic_t *enp = erp->er_enp;
710 efx_evq_rxq_state_t *rxq_state = erp->er_ev_qstate;
713 EFSYS_ASSERT(rxq_state->eers_rx_packed_stream);
715 if (rxq_state->eers_rx_packed_stream_credits == 0)
719 * It is a bug if we think that FW has utilized more
720 * credits than it is allowed to have (maximum). However,
721 * make sure that we do not credit more than maximum anyway.
723 credits = MIN(rxq_state->eers_rx_packed_stream_credits,
724 EFX_RX_PACKED_STREAM_MAX_CREDITS);
725 EFX_POPULATE_DWORD_3(dword,
726 ERF_DZ_RX_DESC_MAGIC_DOORBELL, 1,
727 ERF_DZ_RX_DESC_MAGIC_CMD,
728 ERE_DZ_RX_DESC_MAGIC_CMD_PS_CREDITS,
729 ERF_DZ_RX_DESC_MAGIC_DATA, credits);
730 EFX_BAR_VI_WRITED(enp, ER_DZ_RX_DESC_UPD_REG,
731 erp->er_index, &dword, B_FALSE);
733 rxq_state->eers_rx_packed_stream_credits = 0;
737 * In accordance with SF-112241-TC the received data has the following layout:
738 * - 8 byte pseudo-header which consist of:
739 * - 4 byte little-endian timestamp
740 * - 2 byte little-endian captured length in bytes
741 * - 2 byte little-endian original packet length in bytes
742 * - captured packet bytes
743 * - optional padding to align to 64 bytes boundary
744 * - 64 bytes scratch space for the host software
746 __checkReturn uint8_t *
747 ef10_rx_qps_packet_info(
749 __in uint8_t *buffer,
750 __in uint32_t buffer_length,
751 __in uint32_t current_offset,
752 __out uint16_t *lengthp,
753 __out uint32_t *next_offsetp,
754 __out uint32_t *timestamp)
759 efx_evq_rxq_state_t *rxq_state = erp->er_ev_qstate;
761 EFSYS_ASSERT(rxq_state->eers_rx_packed_stream);
763 buffer += current_offset;
764 pkt_start = buffer + EFX_RX_PACKED_STREAM_RX_PREFIX_SIZE;
766 qwordp = (efx_qword_t *)buffer;
767 *timestamp = EFX_QWORD_FIELD(*qwordp, ES_DZ_PS_RX_PREFIX_TSTAMP);
768 *lengthp = EFX_QWORD_FIELD(*qwordp, ES_DZ_PS_RX_PREFIX_ORIG_LEN);
769 buf_len = EFX_QWORD_FIELD(*qwordp, ES_DZ_PS_RX_PREFIX_CAP_LEN);
771 buf_len = EFX_P2ROUNDUP(uint16_t,
772 buf_len + EFX_RX_PACKED_STREAM_RX_PREFIX_SIZE,
773 EFX_RX_PACKED_STREAM_ALIGNMENT);
775 current_offset + buf_len + EFX_RX_PACKED_STREAM_ALIGNMENT;
777 EFSYS_ASSERT3U(*next_offsetp, <=, buffer_length);
778 EFSYS_ASSERT3U(current_offset + *lengthp, <, *next_offsetp);
780 if ((*next_offsetp ^ current_offset) &
781 EFX_RX_PACKED_STREAM_MEM_PER_CREDIT)
782 rxq_state->eers_rx_packed_stream_credits++;
790 __checkReturn efx_rc_t
794 efx_nic_t *enp = erp->er_enp;
797 if ((rc = efx_mcdi_fini_rxq(enp, erp->er_index)) != 0)
804 * EALREADY is not an error, but indicates that the MC has rebooted and
805 * that the RXQ has already been destroyed. Callers need to know that
806 * the RXQ flush has completed to avoid waiting until timeout for a
807 * flush done event that will not be delivered.
810 EFSYS_PROBE1(fail1, efx_rc_t, rc);
820 _NOTE(ARGUNUSED(erp))
824 __checkReturn efx_rc_t
827 __in unsigned int index,
828 __in unsigned int label,
829 __in efx_rxq_type_t type,
830 __in_opt const efx_rxq_type_data_t *type_data,
831 __in efsys_mem_t *esmp,
834 __in unsigned int flags,
838 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
840 boolean_t disable_scatter;
841 boolean_t want_inner_classes;
842 unsigned int ps_buf_size;
843 uint32_t es_bufs_per_desc = 0;
844 uint32_t es_max_dma_len = 0;
845 uint32_t es_buf_stride = 0;
846 uint32_t hol_block_timeout = 0;
848 _NOTE(ARGUNUSED(id, erp))
850 EFX_STATIC_ASSERT(EFX_EV_RX_NLABELS == (1 << ESF_DZ_RX_QLABEL_WIDTH));
851 EFSYS_ASSERT3U(label, <, EFX_EV_RX_NLABELS);
854 case EFX_RXQ_TYPE_DEFAULT:
855 if (type_data == NULL) {
859 erp->er_buf_size = type_data->ertd_default.ed_buf_size;
862 #if EFSYS_OPT_RX_PACKED_STREAM
863 case EFX_RXQ_TYPE_PACKED_STREAM:
864 if (type_data == NULL) {
868 switch (type_data->ertd_packed_stream.eps_buf_size) {
869 case EFX_RXQ_PACKED_STREAM_BUF_SIZE_1M:
870 ps_buf_size = MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_1M;
872 case EFX_RXQ_PACKED_STREAM_BUF_SIZE_512K:
873 ps_buf_size = MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_512K;
875 case EFX_RXQ_PACKED_STREAM_BUF_SIZE_256K:
876 ps_buf_size = MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_256K;
878 case EFX_RXQ_PACKED_STREAM_BUF_SIZE_128K:
879 ps_buf_size = MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_128K;
881 case EFX_RXQ_PACKED_STREAM_BUF_SIZE_64K:
882 ps_buf_size = MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_64K;
888 erp->er_buf_size = type_data->ertd_packed_stream.eps_buf_size;
890 #endif /* EFSYS_OPT_RX_PACKED_STREAM */
891 #if EFSYS_OPT_RX_ES_SUPER_BUFFER
892 case EFX_RXQ_TYPE_ES_SUPER_BUFFER:
893 if (type_data == NULL) {
899 type_data->ertd_es_super_buffer.eessb_bufs_per_desc;
901 type_data->ertd_es_super_buffer.eessb_max_dma_len;
903 type_data->ertd_es_super_buffer.eessb_buf_stride;
905 type_data->ertd_es_super_buffer.eessb_hol_block_timeout;
907 #endif /* EFSYS_OPT_RX_ES_SUPER_BUFFER */
913 #if EFSYS_OPT_RX_PACKED_STREAM
914 if (ps_buf_size != 0) {
915 /* Check if datapath firmware supports packed stream mode */
916 if (encp->enc_rx_packed_stream_supported == B_FALSE) {
920 /* Check if packed stream allows configurable buffer sizes */
921 if ((ps_buf_size != MC_CMD_INIT_RXQ_EXT_IN_PS_BUFF_1M) &&
922 (encp->enc_rx_var_packed_stream_supported == B_FALSE)) {
927 #else /* EFSYS_OPT_RX_PACKED_STREAM */
928 EFSYS_ASSERT(ps_buf_size == 0);
929 #endif /* EFSYS_OPT_RX_PACKED_STREAM */
931 #if EFSYS_OPT_RX_ES_SUPER_BUFFER
932 if (es_bufs_per_desc > 0) {
933 if (encp->enc_rx_es_super_buffer_supported == B_FALSE) {
937 if (!EFX_IS_P2ALIGNED(uint32_t, es_max_dma_len,
938 EFX_RX_ES_SUPER_BUFFER_BUF_ALIGNMENT)) {
942 if (!EFX_IS_P2ALIGNED(uint32_t, es_buf_stride,
943 EFX_RX_ES_SUPER_BUFFER_BUF_ALIGNMENT)) {
948 #else /* EFSYS_OPT_RX_ES_SUPER_BUFFER */
949 EFSYS_ASSERT(es_bufs_per_desc == 0);
950 #endif /* EFSYS_OPT_RX_ES_SUPER_BUFFER */
952 /* Scatter can only be disabled if the firmware supports doing so */
953 if (flags & EFX_RXQ_FLAG_SCATTER)
954 disable_scatter = B_FALSE;
956 disable_scatter = encp->enc_rx_disable_scatter_supported;
958 if (flags & EFX_RXQ_FLAG_INNER_CLASSES)
959 want_inner_classes = B_TRUE;
961 want_inner_classes = B_FALSE;
963 if ((rc = efx_mcdi_init_rxq(enp, ndescs, eep, label, index,
964 esmp, disable_scatter, want_inner_classes, erp->er_buf_size,
965 ps_buf_size, es_bufs_per_desc, es_max_dma_len,
966 es_buf_stride, hol_block_timeout)) != 0)
970 erp->er_label = label;
972 ef10_ev_rxlabel_init(eep, erp, label, type);
974 erp->er_ev_qstate = &erp->er_eep->ee_rxq_state[label];
980 #if EFSYS_OPT_RX_ES_SUPER_BUFFER
987 #endif /* EFSYS_OPT_RX_ES_SUPER_BUFFER */
988 #if EFSYS_OPT_RX_PACKED_STREAM
993 #endif /* EFSYS_OPT_RX_PACKED_STREAM */
996 #if EFSYS_OPT_RX_ES_SUPER_BUFFER
999 #endif /* EFSYS_OPT_RX_ES_SUPER_BUFFER */
1000 #if EFSYS_OPT_RX_PACKED_STREAM
1005 #endif /* EFSYS_OPT_RX_PACKED_STREAM */
1007 EFSYS_PROBE1(fail1, efx_rc_t, rc);
1014 __in efx_rxq_t *erp)
1016 efx_evq_t *eep = erp->er_eep;
1017 unsigned int label = erp->er_label;
1019 ef10_ev_rxlabel_fini(eep, label);
1022 #endif /* EFX_OPTS_EF10() */
1026 __in efx_nic_t *enp)
1028 #if EFSYS_OPT_RX_SCALE
1029 if (enp->en_rss_context_type != EFX_RX_SCALE_UNAVAILABLE)
1030 (void) efx_mcdi_rss_context_free(enp, enp->en_rss_context);
1031 enp->en_rss_context = 0;
1032 enp->en_rss_context_type = EFX_RX_SCALE_UNAVAILABLE;
1034 _NOTE(ARGUNUSED(enp))
1035 #endif /* EFSYS_OPT_RX_SCALE */
1038 #endif /* EFSYS_OPT_RIVERHEAD || EFX_OPTS_EF10() */