4 * Copyright(c) Broadcom Limited.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Broadcom Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 #include <rte_ethdev.h>
39 #include <rte_malloc.h>
40 #include <rte_cycles.h>
44 #include "bnxt_filter.h"
45 #include "bnxt_hwrm.h"
46 #include "bnxt_ring.h"
49 #include "bnxt_stats.h"
52 #include "bnxt_vnic.h"
53 #include "hsi_struct_def_dpdk.h"
55 #define DRV_MODULE_NAME "bnxt"
56 static const char bnxt_version[] =
57 "Broadcom Cumulus driver " DRV_MODULE_NAME "\n";
59 static struct rte_pci_id bnxt_pci_id_map[] = {
60 #define RTE_PCI_DEV_ID_DECL_BNXT(vend, dev) {RTE_PCI_DEVICE(vend, dev)},
61 #include "rte_pci_dev_ids.h"
65 /***********************/
68 * High level utility functions
71 static void bnxt_free_mem(struct bnxt *bp)
73 bnxt_free_filter_mem(bp);
74 bnxt_free_vnic_attributes(bp);
75 bnxt_free_vnic_mem(bp);
78 bnxt_free_tx_rings(bp);
79 bnxt_free_rx_rings(bp);
80 bnxt_free_def_cp_ring(bp);
83 static int bnxt_alloc_mem(struct bnxt *bp)
87 /* Default completion ring */
88 rc = bnxt_init_def_ring_struct(bp, SOCKET_ID_ANY);
92 rc = bnxt_alloc_rings(bp, 0, NULL, NULL,
93 bp->def_cp_ring, "def_cp");
97 rc = bnxt_alloc_vnic_mem(bp);
101 rc = bnxt_alloc_vnic_attributes(bp);
105 rc = bnxt_alloc_filter_mem(bp);
116 static int bnxt_init_chip(struct bnxt *bp)
118 unsigned int i, rss_idx, fw_idx;
121 rc = bnxt_alloc_all_hwrm_stat_ctxs(bp);
123 RTE_LOG(ERR, PMD, "HWRM stat ctx alloc failure rc: %x\n", rc);
127 rc = bnxt_alloc_hwrm_rings(bp);
129 RTE_LOG(ERR, PMD, "HWRM ring alloc failure rc: %x\n", rc);
133 rc = bnxt_alloc_all_hwrm_ring_grps(bp);
135 RTE_LOG(ERR, PMD, "HWRM ring grp alloc failure: %x\n", rc);
139 rc = bnxt_mq_rx_configure(bp);
141 RTE_LOG(ERR, PMD, "MQ mode configure failure rc: %x\n", rc);
145 /* VNIC configuration */
146 for (i = 0; i < bp->nr_vnics; i++) {
147 struct bnxt_vnic_info *vnic = &bp->vnic_info[i];
149 rc = bnxt_hwrm_vnic_alloc(bp, vnic);
151 RTE_LOG(ERR, PMD, "HWRM vnic alloc failure rc: %x\n",
156 rc = bnxt_hwrm_vnic_ctx_alloc(bp, vnic);
159 "HWRM vnic ctx alloc failure rc: %x\n", rc);
163 rc = bnxt_hwrm_vnic_cfg(bp, vnic);
165 RTE_LOG(ERR, PMD, "HWRM vnic cfg failure rc: %x\n", rc);
169 rc = bnxt_set_hwrm_vnic_filters(bp, vnic);
171 RTE_LOG(ERR, PMD, "HWRM vnic filter failure rc: %x\n",
175 if (vnic->rss_table && vnic->hash_type) {
177 * Fill the RSS hash & redirection table with
178 * ring group ids for all VNICs
180 for (rss_idx = 0, fw_idx = 0;
181 rss_idx < HW_HASH_INDEX_SIZE;
182 rss_idx++, fw_idx++) {
183 if (vnic->fw_grp_ids[fw_idx] ==
186 vnic->rss_table[rss_idx] =
187 vnic->fw_grp_ids[fw_idx];
189 rc = bnxt_hwrm_vnic_rss_cfg(bp, vnic);
192 "HWRM vnic set RSS failure rc: %x\n",
198 rc = bnxt_hwrm_cfa_l2_set_rx_mask(bp, &bp->vnic_info[0]);
201 "HWRM cfa l2 rx mask failure rc: %x\n", rc);
208 bnxt_free_all_hwrm_resources(bp);
213 static int bnxt_shutdown_nic(struct bnxt *bp)
215 bnxt_free_all_hwrm_resources(bp);
216 bnxt_free_all_filters(bp);
217 bnxt_free_all_vnics(bp);
221 static int bnxt_init_nic(struct bnxt *bp)
225 bnxt_init_ring_grps(bp);
227 bnxt_init_filters(bp);
229 rc = bnxt_init_chip(bp);
237 * Device configuration and status function
240 static void bnxt_dev_info_get_op(struct rte_eth_dev *eth_dev,
241 struct rte_eth_dev_info *dev_info)
243 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
244 uint16_t max_vnics, i, j, vpool, vrxq;
247 dev_info->max_mac_addrs = MAX_NUM_MAC_ADDR;
248 dev_info->max_hash_mac_addrs = 0;
250 /* PF/VF specifics */
252 dev_info->max_rx_queues = bp->pf.max_rx_rings;
253 dev_info->max_tx_queues = bp->pf.max_tx_rings;
254 dev_info->max_vfs = bp->pf.active_vfs;
255 dev_info->reta_size = bp->pf.max_rsscos_ctx;
256 max_vnics = bp->pf.max_vnics;
258 dev_info->max_rx_queues = bp->vf.max_rx_rings;
259 dev_info->max_tx_queues = bp->vf.max_tx_rings;
260 dev_info->reta_size = bp->vf.max_rsscos_ctx;
261 max_vnics = bp->vf.max_vnics;
264 /* Fast path specifics */
265 dev_info->min_rx_bufsize = 1;
266 dev_info->max_rx_pktlen = BNXT_MAX_MTU + ETHER_HDR_LEN + ETHER_CRC_LEN
268 dev_info->rx_offload_capa = 0;
269 dev_info->tx_offload_capa = DEV_TX_OFFLOAD_IPV4_CKSUM |
270 DEV_TX_OFFLOAD_TCP_CKSUM |
271 DEV_TX_OFFLOAD_UDP_CKSUM |
272 DEV_TX_OFFLOAD_TCP_TSO;
275 dev_info->default_rxconf = (struct rte_eth_rxconf) {
281 .rx_free_thresh = 32,
285 dev_info->default_txconf = (struct rte_eth_txconf) {
291 .tx_free_thresh = 32,
293 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
294 ETH_TXQ_FLAGS_NOOFFLOADS,
299 * TODO: default_rxconf, default_txconf, rx_desc_lim, and tx_desc_lim
300 * need further investigation.
304 vpool = 64; /* ETH_64_POOLS */
305 vrxq = 128; /* ETH_VMDQ_DCB_NUM_QUEUES */
306 for (i = 0; i < 4; vpool >>= 1, i++) {
307 if (max_vnics > vpool) {
308 for (j = 0; j < 5; vrxq >>= 1, j++) {
309 if (dev_info->max_rx_queues > vrxq) {
315 /* Not enough resources to support VMDq */
319 /* Not enough resources to support VMDq */
323 dev_info->max_vmdq_pools = vpool;
324 dev_info->vmdq_queue_num = vrxq;
326 dev_info->vmdq_pool_base = 0;
327 dev_info->vmdq_queue_base = 0;
330 /* Configure the device based on the configuration provided */
331 static int bnxt_dev_configure_op(struct rte_eth_dev *eth_dev)
333 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
336 bp->rx_queues = (void *)eth_dev->data->rx_queues;
337 bp->tx_queues = (void *)eth_dev->data->tx_queues;
339 /* Inherit new configurations */
340 bp->rx_nr_rings = eth_dev->data->nb_rx_queues;
341 bp->tx_nr_rings = eth_dev->data->nb_tx_queues;
342 bp->rx_cp_nr_rings = bp->rx_nr_rings;
343 bp->tx_cp_nr_rings = bp->tx_nr_rings;
345 if (eth_dev->data->dev_conf.rxmode.jumbo_frame)
347 eth_dev->data->dev_conf.rxmode.max_rx_pkt_len -
348 ETHER_HDR_LEN - ETHER_CRC_LEN - VLAN_TAG_SIZE;
349 rc = bnxt_set_hwrm_link_config(bp, true);
353 static int bnxt_dev_start_op(struct rte_eth_dev *eth_dev)
355 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
358 rc = bnxt_hwrm_func_reset(bp);
360 RTE_LOG(ERR, PMD, "hwrm chip reset failure rc: %x\n", rc);
365 rc = bnxt_alloc_mem(bp);
369 rc = bnxt_init_nic(bp);
376 bnxt_shutdown_nic(bp);
377 bnxt_free_tx_mbufs(bp);
378 bnxt_free_rx_mbufs(bp);
383 static void bnxt_dev_close_op(struct rte_eth_dev *eth_dev)
385 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
387 bnxt_free_tx_mbufs(bp);
388 bnxt_free_rx_mbufs(bp);
390 rte_free(eth_dev->data->mac_addrs);
393 /* Unload the driver, release resources */
394 static void bnxt_dev_stop_op(struct rte_eth_dev *eth_dev)
396 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
398 if (bp->eth_dev->data->dev_started) {
399 /* TBD: STOP HW queues DMA */
400 eth_dev->data->dev_link.link_status = 0;
402 bnxt_shutdown_nic(bp);
405 static void bnxt_mac_addr_remove_op(struct rte_eth_dev *eth_dev,
408 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
409 uint64_t pool_mask = eth_dev->data->mac_pool_sel[index];
410 struct bnxt_vnic_info *vnic;
411 struct bnxt_filter_info *filter, *temp_filter;
415 * Loop through all VNICs from the specified filter flow pools to
416 * remove the corresponding MAC addr filter
418 for (i = 0; i < MAX_FF_POOLS; i++) {
419 if (!(pool_mask & (1 << i)))
422 STAILQ_FOREACH(vnic, &bp->ff_pool[i], next) {
423 filter = STAILQ_FIRST(&vnic->filter);
425 temp_filter = STAILQ_NEXT(filter, next);
426 if (filter->mac_index == index) {
427 STAILQ_REMOVE(&vnic->filter, filter,
428 bnxt_filter_info, next);
429 bnxt_hwrm_clear_filter(bp, filter);
430 filter->mac_index = INVALID_MAC_INDEX;
431 memset(&filter->l2_addr, 0,
434 &bp->free_filter_list,
437 filter = temp_filter;
443 static void bnxt_mac_addr_add_op(struct rte_eth_dev *eth_dev,
444 struct ether_addr *mac_addr,
445 uint32_t index, uint32_t pool)
447 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
448 struct bnxt_vnic_info *vnic = STAILQ_FIRST(&bp->ff_pool[pool]);
449 struct bnxt_filter_info *filter;
452 RTE_LOG(ERR, PMD, "VNIC not found for pool %d!\n", pool);
455 /* Attach requested MAC address to the new l2_filter */
456 STAILQ_FOREACH(filter, &vnic->filter, next) {
457 if (filter->mac_index == index) {
459 "MAC addr already existed for pool %d\n", pool);
463 filter = bnxt_alloc_filter(bp);
465 RTE_LOG(ERR, PMD, "L2 filter alloc failed\n");
468 STAILQ_INSERT_TAIL(&vnic->filter, filter, next);
469 filter->mac_index = index;
470 memcpy(filter->l2_addr, mac_addr, ETHER_ADDR_LEN);
471 bnxt_hwrm_set_filter(bp, vnic, filter);
474 static int bnxt_link_update_op(struct rte_eth_dev *eth_dev,
475 int wait_to_complete)
478 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
479 struct rte_eth_link new;
480 unsigned int cnt = BNXT_LINK_WAIT_CNT;
482 memset(&new, 0, sizeof(new));
484 /* Retrieve link info from hardware */
485 rc = bnxt_get_hwrm_link_config(bp, &new);
487 new.link_speed = ETH_LINK_SPEED_100M;
488 new.link_duplex = ETH_LINK_FULL_DUPLEX;
490 "Failed to retrieve link rc = 0x%x!", rc);
493 if (!wait_to_complete)
496 rte_delay_ms(BNXT_LINK_WAIT_INTERVAL);
498 } while (!new.link_status && cnt--);
500 /* Timed out or success */
501 if (new.link_status) {
502 /* Update only if success */
503 eth_dev->data->dev_link.link_duplex = new.link_duplex;
504 eth_dev->data->dev_link.link_speed = new.link_speed;
506 eth_dev->data->dev_link.link_status = new.link_status;
511 static void bnxt_promiscuous_enable_op(struct rte_eth_dev *eth_dev)
513 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
514 struct bnxt_vnic_info *vnic;
516 if (bp->vnic_info == NULL)
519 vnic = &bp->vnic_info[0];
521 vnic->flags |= BNXT_VNIC_INFO_PROMISC;
522 bnxt_hwrm_cfa_l2_set_rx_mask(bp, vnic);
525 static void bnxt_promiscuous_disable_op(struct rte_eth_dev *eth_dev)
527 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
528 struct bnxt_vnic_info *vnic;
530 if (bp->vnic_info == NULL)
533 vnic = &bp->vnic_info[0];
535 vnic->flags &= ~BNXT_VNIC_INFO_PROMISC;
536 bnxt_hwrm_cfa_l2_set_rx_mask(bp, vnic);
539 static void bnxt_allmulticast_enable_op(struct rte_eth_dev *eth_dev)
541 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
542 struct bnxt_vnic_info *vnic;
544 if (bp->vnic_info == NULL)
547 vnic = &bp->vnic_info[0];
549 vnic->flags |= BNXT_VNIC_INFO_ALLMULTI;
550 bnxt_hwrm_cfa_l2_set_rx_mask(bp, vnic);
553 static void bnxt_allmulticast_disable_op(struct rte_eth_dev *eth_dev)
555 struct bnxt *bp = (struct bnxt *)eth_dev->data->dev_private;
556 struct bnxt_vnic_info *vnic;
558 if (bp->vnic_info == NULL)
561 vnic = &bp->vnic_info[0];
563 vnic->flags &= ~BNXT_VNIC_INFO_ALLMULTI;
564 bnxt_hwrm_cfa_l2_set_rx_mask(bp, vnic);
571 static struct eth_dev_ops bnxt_dev_ops = {
572 .dev_infos_get = bnxt_dev_info_get_op,
573 .dev_close = bnxt_dev_close_op,
574 .dev_configure = bnxt_dev_configure_op,
575 .dev_start = bnxt_dev_start_op,
576 .dev_stop = bnxt_dev_stop_op,
577 .stats_get = bnxt_stats_get_op,
578 .stats_reset = bnxt_stats_reset_op,
579 .rx_queue_setup = bnxt_rx_queue_setup_op,
580 .rx_queue_release = bnxt_rx_queue_release_op,
581 .tx_queue_setup = bnxt_tx_queue_setup_op,
582 .tx_queue_release = bnxt_tx_queue_release_op,
583 .link_update = bnxt_link_update_op,
584 .promiscuous_enable = bnxt_promiscuous_enable_op,
585 .promiscuous_disable = bnxt_promiscuous_disable_op,
586 .allmulticast_enable = bnxt_allmulticast_enable_op,
587 .allmulticast_disable = bnxt_allmulticast_disable_op,
588 .mac_addr_add = bnxt_mac_addr_add_op,
589 .mac_addr_remove = bnxt_mac_addr_remove_op,
592 static bool bnxt_vf_pciid(uint16_t id)
594 if (id == BROADCOM_DEV_ID_57304_VF ||
595 id == BROADCOM_DEV_ID_57406_VF)
600 static int bnxt_init_board(struct rte_eth_dev *eth_dev)
603 struct bnxt *bp = eth_dev->data->dev_private;
605 /* enable device (incl. PCI PM wakeup), and bus-mastering */
606 if (!eth_dev->pci_dev->mem_resource[0].addr) {
608 "Cannot find PCI device base address, aborting\n");
610 goto init_err_disable;
613 bp->eth_dev = eth_dev;
614 bp->pdev = eth_dev->pci_dev;
616 bp->bar0 = (void *)eth_dev->pci_dev->mem_resource[0].addr;
618 RTE_LOG(ERR, PMD, "Cannot map device registers, aborting\n");
620 goto init_err_release;
634 bnxt_dev_init(struct rte_eth_dev *eth_dev)
636 static int version_printed;
640 if (version_printed++ == 0)
641 RTE_LOG(INFO, PMD, "%s", bnxt_version);
643 if (eth_dev->pci_dev->addr.function >= 2 &&
644 eth_dev->pci_dev->addr.function < 4) {
645 RTE_LOG(ERR, PMD, "Function not enabled %x:\n",
646 eth_dev->pci_dev->addr.function);
651 rte_eth_copy_pci_info(eth_dev, eth_dev->pci_dev);
652 bp = eth_dev->data->dev_private;
654 if (bnxt_vf_pciid(eth_dev->pci_dev->id.device_id))
655 bp->flags |= BNXT_FLAG_VF;
657 rc = bnxt_init_board(eth_dev);
660 "Board initialization failed rc: %x\n", rc);
663 eth_dev->dev_ops = &bnxt_dev_ops;
664 eth_dev->rx_pkt_burst = &bnxt_recv_pkts;
665 eth_dev->tx_pkt_burst = &bnxt_xmit_pkts;
667 rc = bnxt_alloc_hwrm_resources(bp);
670 "hwrm resource allocation failure rc: %x\n", rc);
673 rc = bnxt_hwrm_ver_get(bp);
676 bnxt_hwrm_queue_qportcfg(bp);
678 /* Get the MAX capabilities for this function */
679 rc = bnxt_hwrm_func_qcaps(bp);
681 RTE_LOG(ERR, PMD, "hwrm query capability failure rc: %x\n", rc);
684 eth_dev->data->mac_addrs = rte_zmalloc("bnxt_mac_addr_tbl",
685 ETHER_ADDR_LEN * MAX_NUM_MAC_ADDR, 0);
686 if (eth_dev->data->mac_addrs == NULL) {
688 "Failed to alloc %u bytes needed to store MAC addr tbl",
689 ETHER_ADDR_LEN * MAX_NUM_MAC_ADDR);
693 /* Copy the permanent MAC from the qcap response address now. */
695 memcpy(bp->mac_addr, bp->pf.mac_addr, sizeof(bp->mac_addr));
697 memcpy(bp->mac_addr, bp->vf.mac_addr, sizeof(bp->mac_addr));
698 memcpy(ð_dev->data->mac_addrs[0], bp->mac_addr, ETHER_ADDR_LEN);
699 bp->grp_info = rte_zmalloc("bnxt_grp_info",
700 sizeof(*bp->grp_info) * bp->max_ring_grps, 0);
703 "Failed to alloc %zu bytes needed to store group info table\n",
704 sizeof(*bp->grp_info) * bp->max_ring_grps);
709 rc = bnxt_hwrm_func_driver_register(bp, 0,
713 "Failed to register driver");
719 DRV_MODULE_NAME " found at mem %" PRIx64 ", node addr %pM\n",
720 eth_dev->pci_dev->mem_resource[0].phys_addr,
721 eth_dev->pci_dev->mem_resource[0].addr);
726 eth_dev->driver->eth_dev_uninit(eth_dev);
732 bnxt_dev_uninit(struct rte_eth_dev *eth_dev) {
733 struct bnxt *bp = eth_dev->data->dev_private;
736 if (eth_dev->data->mac_addrs)
737 rte_free(eth_dev->data->mac_addrs);
739 rte_free(bp->grp_info);
740 rc = bnxt_hwrm_func_driver_unregister(bp, 0);
741 bnxt_free_hwrm_resources(bp);
745 static struct eth_driver bnxt_rte_pmd = {
747 .name = "rte_" DRV_MODULE_NAME "_pmd",
748 .id_table = bnxt_pci_id_map,
749 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
751 .eth_dev_init = bnxt_dev_init,
752 .eth_dev_uninit = bnxt_dev_uninit,
753 .dev_private_size = sizeof(struct bnxt),
756 static int bnxt_rte_pmd_init(const char *name, const char *params __rte_unused)
758 RTE_LOG(INFO, PMD, "bnxt_rte_pmd_init() called for %s\n", name);
759 rte_eth_driver_register(&bnxt_rte_pmd);
763 static struct rte_driver bnxt_pmd_drv = {
766 .init = bnxt_rte_pmd_init,
769 PMD_REGISTER_DRIVER(bnxt_pmd_drv);