1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2014-2018 Chelsio Communications.
6 /* This file should not be included directly. Include common.h instead. */
8 #ifndef __T4_ADAPTER_H__
9 #define __T4_ADAPTER_H__
11 #include <rte_bus_pci.h>
14 #include <rte_rwlock.h>
15 #include <rte_ethdev.h>
17 #include "../cxgbe_compat.h"
18 #include "../cxgbe_ofld.h"
19 #include "t4_regs_values.h"
22 MAX_CTRL_QUEUES = NCHAN, /* # of control Tx queues */
29 PORT_RSS_DONE = (1 << 0),
33 struct adapter *adapter; /* adapter that this port belongs to */
34 struct rte_eth_dev *eth_dev; /* associated rte eth device */
35 struct port_stats stats_base; /* port statistics base */
36 struct link_config link_cfg; /* link configuration info */
38 unsigned long flags; /* port related flags */
39 short int xact_addr_filt; /* index of exact MAC address filter */
41 u16 viid; /* associated virtual interface id */
42 s8 mdio_addr; /* address of the PHY */
43 u8 port_type; /* firmware port type */
44 u8 mod_type; /* firmware module type */
45 u8 port_id; /* physical port ID */
46 u8 pidx; /* port index for this PF */
47 u8 tx_chan; /* associated channel */
49 u16 n_rx_qsets; /* # of rx qsets */
50 u16 n_tx_qsets; /* # of tx qsets */
51 u16 first_rxqset; /* index of first rxqset */
52 u16 first_txqset; /* index of first txqset */
54 u16 *rss; /* rss table */
55 u8 rss_mode; /* rss mode */
56 u16 rss_size; /* size of VI's RSS table slice */
57 u64 rss_hf; /* RSS Hash Function */
59 /* viid fields either returned by fw
60 * or decoded by parsing viid by driver.
66 /* Enable or disable autonegotiation. If this is set to enable,
67 * the forced link modes above are completely ignored.
69 #define AUTONEG_DISABLE 0x00
70 #define AUTONEG_ENABLE 0x01
72 enum { /* adapter flags */
73 FULL_INIT_DONE = (1 << 0),
75 USING_MSIX = (1 << 2),
76 FW_QUEUE_BOUND = (1 << 3),
78 CFG_QUEUES = (1 << 5),
82 struct rx_sw_desc { /* SW state per Rx descriptor */
83 void *buf; /* struct page or mbuf */
87 struct sge_fl { /* SGE free-buffer queue state */
89 struct rx_sw_desc *sdesc; /* address of SW Rx descriptor ring */
91 dma_addr_t addr; /* bus address of HW ring start */
92 __be64 *desc; /* address of HW Rx descriptor ring */
94 void __iomem *bar2_addr; /* address of BAR2 Queue registers */
95 unsigned int bar2_qid; /* Queue ID for BAR2 Queue registers */
97 unsigned int cntxt_id; /* SGE relative QID for the free list */
98 unsigned int size; /* capacity of free list */
100 unsigned int avail; /* # of available Rx buffers */
101 unsigned int pend_cred; /* new buffers since last FL DB ring */
102 unsigned int cidx; /* consumer index */
103 unsigned int pidx; /* producer index */
105 unsigned long alloc_failed; /* # of times buffer allocation failed */
106 unsigned long low; /* # of times momentarily starving */
109 #define MAX_MBUF_FRAGS (16384 / 512 + 2)
111 /* A packet gather list */
114 struct rte_mbuf *mbufs[MAX_MBUF_FRAGS];
116 void *va; /* virtual address of first byte */
117 unsigned int nfrags; /* # of fragments */
118 unsigned int tot_len; /* total length of fragments */
119 bool usembufs; /* use mbufs for fragments */
122 typedef int (*rspq_handler_t)(struct sge_rspq *q, const __be64 *rsp,
123 const struct pkt_gl *gl);
125 struct sge_rspq { /* state for an SGE response queue */
126 struct adapter *adapter; /* adapter that this queue belongs to */
127 struct rte_eth_dev *eth_dev; /* associated rte eth device */
128 struct rte_mempool *mb_pool; /* associated mempool */
130 dma_addr_t phys_addr; /* physical address of the ring */
131 __be64 *desc; /* address of HW response ring */
132 const __be64 *cur_desc; /* current descriptor in queue */
134 void __iomem *bar2_addr; /* address of BAR2 Queue registers */
135 unsigned int bar2_qid; /* Queue ID for BAR2 Queue registers */
136 struct sge_qstat *stat;
138 unsigned int cidx; /* consumer index */
139 unsigned int gts_idx; /* last gts write sent */
140 unsigned int iqe_len; /* entry size */
141 unsigned int size; /* capacity of response queue */
142 int offset; /* offset into current Rx buffer */
144 u8 gen; /* current generation bit */
145 u8 intr_params; /* interrupt holdoff parameters */
146 u8 next_intr_params; /* holdoff params for next interrupt */
147 u8 pktcnt_idx; /* interrupt packet threshold */
148 u8 port_id; /* associated port-id */
149 u8 idx; /* queue index within its group */
150 u16 cntxt_id; /* SGE relative QID for the response Q */
151 u16 abs_id; /* absolute SGE id for the response q */
153 rspq_handler_t handler; /* associated handler for this response q */
156 struct sge_eth_rx_stats { /* Ethernet rx queue statistics */
157 u64 pkts; /* # of ethernet packets */
158 u64 rx_bytes; /* # of ethernet bytes */
159 u64 rx_cso; /* # of Rx checksum offloads */
160 u64 vlan_ex; /* # of Rx VLAN extractions */
161 u64 rx_drops; /* # of packets dropped due to no mem */
164 struct sge_eth_rxq { /* a SW Ethernet Rx queue */
165 unsigned int flags; /* flags for state of the queue */
166 struct sge_rspq rspq;
168 struct sge_eth_rx_stats stats;
169 bool usembufs; /* one ingress packet per mbuf FL buffer */
170 } __rte_cache_aligned;
173 * Currently there are two types of coalesce WR. Type 0 needs 48 bytes per
174 * packet (if one sgl is present) and type 1 needs 32 bytes. This means
175 * that type 0 can fit a maximum of 10 packets per WR and type 1 can fit
176 * 15 packets. We need to keep track of the mbuf pointers in a coalesce WR
177 * to be able to free those mbufs when we get completions back from the FW.
178 * Allocating the maximum number of pointers in every tx desc is a waste
179 * of memory resources so we only store 2 pointers per tx desc which should
180 * be enough since a tx desc can only fit 2 packets in the best case
181 * scenario where a packet needs 32 bytes.
183 #define ETH_COALESCE_PKT_NUM 15
184 #define ETH_COALESCE_VF_PKT_NUM 7
185 #define ETH_COALESCE_PKT_PER_DESC 2
187 struct tx_eth_coal_desc {
188 struct rte_mbuf *mbuf[ETH_COALESCE_PKT_PER_DESC];
189 struct ulptx_sgl *sgl[ETH_COALESCE_PKT_PER_DESC];
197 struct tx_sw_desc { /* SW state per Tx descriptor */
198 struct rte_mbuf *mbuf;
199 struct ulptx_sgl *sgl;
200 struct tx_eth_coal_desc coalesce;
203 enum cxgbe_txq_state {
204 EQ_STOPPED = (1 << 0),
207 enum cxgbe_rxq_state {
208 IQ_STOPPED = (1 << 0),
211 struct eth_coalesce {
218 __u8 ethmacdst[ETHER_ADDR_LEN];
219 __u8 ethmacsrc[ETHER_ADDR_LEN];
225 struct tx_desc *desc; /* address of HW Tx descriptor ring */
226 struct tx_sw_desc *sdesc; /* address of SW Tx descriptor ring */
227 struct sge_qstat *stat; /* queue status entry */
228 struct eth_coalesce coalesce; /* coalesce info */
230 uint64_t phys_addr; /* physical address of the ring */
232 void __iomem *bar2_addr; /* address of BAR2 Queue registers */
233 unsigned int bar2_qid; /* Queue ID for BAR2 Queue registers */
235 unsigned int cntxt_id; /* SGE relative QID for the Tx Q */
236 unsigned int in_use; /* # of in-use Tx descriptors */
237 unsigned int size; /* # of descriptors */
238 unsigned int cidx; /* SW consumer index */
239 unsigned int pidx; /* producer index */
240 unsigned int dbidx; /* last idx when db ring was done */
241 unsigned int equeidx; /* last sent credit request */
242 unsigned int last_pidx; /* last pidx recorded by tx monitor */
243 unsigned int last_coal_idx;/* last coal-idx recorded by tx monitor */
246 int db_disabled; /* doorbell state */
247 unsigned short db_pidx; /* doorbell producer index */
248 unsigned short db_pidx_inc; /* doorbell producer increment */
251 struct sge_eth_tx_stats { /* Ethernet tx queue statistics */
252 u64 pkts; /* # of ethernet packets */
253 u64 tx_bytes; /* # of ethernet bytes */
254 u64 tso; /* # of TSO requests */
255 u64 tx_cso; /* # of Tx checksum offloads */
256 u64 vlan_ins; /* # of Tx VLAN insertions */
257 u64 mapping_err; /* # of I/O MMU packet mapping errors */
258 u64 coal_wr; /* # of coalesced wr */
259 u64 coal_pkts; /* # of coalesced packets */
262 struct sge_eth_txq { /* state for an SGE Ethernet Tx queue */
264 struct rte_eth_dev *eth_dev; /* port that this queue belongs to */
265 struct rte_eth_dev_data *data;
266 struct sge_eth_tx_stats stats; /* queue statistics */
267 rte_spinlock_t txq_lock;
269 unsigned int flags; /* flags for state of the queue */
270 } __rte_cache_aligned;
272 struct sge_ctrl_txq { /* State for an SGE control Tx queue */
273 struct sge_txq q; /* txq */
274 struct adapter *adapter; /* adapter associated with this queue */
275 rte_spinlock_t ctrlq_lock; /* control queue lock */
276 u8 full; /* the Tx ring is full */
277 u64 txp; /* number of transmits */
278 struct rte_mempool *mb_pool; /* mempool to generate ctrl pkts */
279 } __rte_cache_aligned;
282 struct sge_eth_txq *ethtxq;
283 struct sge_eth_rxq *ethrxq;
284 struct sge_rspq fw_evtq __rte_cache_aligned;
285 struct sge_ctrl_txq ctrlq[MAX_CTRL_QUEUES];
287 u16 max_ethqsets; /* # of available Ethernet queue sets */
288 u32 stat_len; /* length of status page at ring end */
289 u32 pktshift; /* padding between CPL & packet data */
291 /* response queue interrupt parameters */
292 u16 timer_val[SGE_NTIMERS];
293 u8 counter_val[SGE_NCOUNTERS];
295 u32 fl_align; /* response queue message alignment */
296 u32 fl_pg_order; /* large page allocation size */
297 u32 fl_starve_thres; /* Free List starvation threshold */
300 #define T4_OS_NEEDS_MBOX_LOCKING 1
303 * OS Lock/List primitives for those interfaces in the Common Code which
308 TAILQ_ENTRY(mbox_entry) next;
311 TAILQ_HEAD(mbox_list, mbox_entry);
313 struct adapter_devargs {
316 bool tx_mode_latency;
322 struct rte_pci_device *pdev; /* associated rte pci device */
323 struct rte_eth_dev *eth_dev; /* first port's rte eth device */
324 struct adapter_params params; /* adapter parameters */
325 struct port_info *port[MAX_NPORTS];/* ports belonging to this adapter */
326 struct sge sge; /* associated SGE */
328 /* support for single-threading access to adapter mailbox registers */
329 struct mbox_list mbox_list;
330 rte_spinlock_t mbox_lock;
332 u8 *regs; /* pointer to registers region */
333 u8 *bar2; /* pointer to bar2 region */
334 unsigned long flags; /* adapter flags */
335 unsigned int mbox; /* associated mailbox */
336 unsigned int pf; /* associated physical function id */
338 unsigned int vpd_busy;
339 unsigned int vpd_flag;
341 int use_unpacked_mode; /* unpacked rx mode state */
342 rte_spinlock_t win0_lock;
344 rte_spinlock_t flow_lock; /* Serialize access for rte_flow ops */
346 unsigned int clipt_start; /* CLIP table start */
347 unsigned int clipt_end; /* CLIP table end */
348 unsigned int l2t_start; /* Layer 2 table start */
349 unsigned int l2t_end; /* Layer 2 table end */
350 struct clip_tbl *clipt; /* CLIP table */
351 struct l2t_data *l2t; /* Layer 2 table */
352 struct smt_data *smt; /* Source mac table */
353 struct mpstcam_table *mpstcam;
355 struct tid_info tids; /* Info used to access TID related tables */
357 struct adapter_devargs devargs;
361 * t4_os_rwlock_init - initialize rwlock
364 static inline void t4_os_rwlock_init(rte_rwlock_t *lock)
366 rte_rwlock_init(lock);
370 * t4_os_write_lock - get a write lock
373 static inline void t4_os_write_lock(rte_rwlock_t *lock)
375 rte_rwlock_write_lock(lock);
379 * t4_os_write_unlock - unlock a write lock
382 static inline void t4_os_write_unlock(rte_rwlock_t *lock)
384 rte_rwlock_write_unlock(lock);
388 * ethdev2pinfo - return the port_info structure associated with a rte_eth_dev
389 * @dev: the rte_eth_dev
391 * Return the struct port_info associated with a rte_eth_dev
393 static inline struct port_info *ethdev2pinfo(const struct rte_eth_dev *dev)
395 return dev->data->dev_private;
399 * adap2pinfo - return the port_info of a port
401 * @idx: the port index
403 * Return the port_info structure for the port of the given index.
405 static inline struct port_info *adap2pinfo(const struct adapter *adap, int idx)
407 return adap->port[idx];
411 * ethdev2adap - return the adapter structure associated with a rte_eth_dev
412 * @dev: the rte_eth_dev
414 * Return the struct adapter associated with a rte_eth_dev
416 static inline struct adapter *ethdev2adap(const struct rte_eth_dev *dev)
418 return ethdev2pinfo(dev)->adapter;
421 #define CXGBE_PCI_REG(reg) rte_read32(reg)
423 static inline uint64_t cxgbe_read_addr64(volatile void *addr)
425 uint64_t val = CXGBE_PCI_REG(addr);
426 uint64_t val2 = CXGBE_PCI_REG(((volatile uint8_t *)(addr) + 4));
428 val2 = (uint64_t)(val2 << 32);
433 static inline uint32_t cxgbe_read_addr(volatile void *addr)
435 return CXGBE_PCI_REG(addr);
438 #define CXGBE_PCI_REG_ADDR(adap, reg) \
439 ((volatile uint32_t *)((char *)(adap)->regs + (reg)))
441 #define CXGBE_READ_REG(adap, reg) \
442 cxgbe_read_addr(CXGBE_PCI_REG_ADDR((adap), (reg)))
444 #define CXGBE_READ_REG64(adap, reg) \
445 cxgbe_read_addr64(CXGBE_PCI_REG_ADDR((adap), (reg)))
447 #define CXGBE_PCI_REG_WRITE(reg, value) rte_write32((value), (reg))
449 #define CXGBE_PCI_REG_WRITE_RELAXED(reg, value) \
450 rte_write32_relaxed((value), (reg))
452 #define CXGBE_WRITE_REG(adap, reg, value) \
453 CXGBE_PCI_REG_WRITE(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))
455 #define CXGBE_WRITE_REG_RELAXED(adap, reg, value) \
456 CXGBE_PCI_REG_WRITE_RELAXED(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))
458 static inline uint64_t cxgbe_write_addr64(volatile void *addr, uint64_t val)
460 CXGBE_PCI_REG_WRITE(addr, val);
461 CXGBE_PCI_REG_WRITE(((volatile uint8_t *)(addr) + 4), (val >> 32));
465 #define CXGBE_WRITE_REG64(adap, reg, value) \
466 cxgbe_write_addr64(CXGBE_PCI_REG_ADDR((adap), (reg)), (value))
469 * t4_read_reg - read a HW register
470 * @adapter: the adapter
471 * @reg_addr: the register address
473 * Returns the 32-bit value of the given HW register.
475 static inline u32 t4_read_reg(struct adapter *adapter, u32 reg_addr)
477 return CXGBE_READ_REG(adapter, reg_addr);
481 * t4_write_reg - write a HW register with barrier
482 * @adapter: the adapter
483 * @reg_addr: the register address
484 * @val: the value to write
486 * Write a 32-bit value into the given HW register.
488 static inline void t4_write_reg(struct adapter *adapter, u32 reg_addr, u32 val)
490 CXGBE_WRITE_REG(adapter, reg_addr, val);
494 * t4_write_reg_relaxed - write a HW register with no barrier
495 * @adapter: the adapter
496 * @reg_addr: the register address
497 * @val: the value to write
499 * Write a 32-bit value into the given HW register.
501 static inline void t4_write_reg_relaxed(struct adapter *adapter, u32 reg_addr,
504 CXGBE_WRITE_REG_RELAXED(adapter, reg_addr, val);
508 * t4_read_reg64 - read a 64-bit HW register
509 * @adapter: the adapter
510 * @reg_addr: the register address
512 * Returns the 64-bit value of the given HW register.
514 static inline u64 t4_read_reg64(struct adapter *adapter, u32 reg_addr)
516 return CXGBE_READ_REG64(adapter, reg_addr);
520 * t4_write_reg64 - write a 64-bit HW register
521 * @adapter: the adapter
522 * @reg_addr: the register address
523 * @val: the value to write
525 * Write a 64-bit value into the given HW register.
527 static inline void t4_write_reg64(struct adapter *adapter, u32 reg_addr,
530 CXGBE_WRITE_REG64(adapter, reg_addr, val);
533 #define PCI_STATUS 0x06 /* 16 bits */
534 #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
535 #define PCI_CAPABILITY_LIST 0x34
536 /* Offset of first capability list entry */
537 #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
538 #define PCI_CAP_LIST_ID 0 /* Capability ID */
539 #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
540 #define PCI_EXP_DEVCTL 0x0008 /* Device control */
541 #define PCI_EXP_DEVCTL2 40 /* Device Control 2 */
542 #define PCI_EXP_DEVCTL_EXT_TAG 0x0100 /* Extended Tag Field Enable */
543 #define PCI_EXP_DEVCTL_PAYLOAD 0x00E0 /* Max payload */
544 #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
545 #define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */
546 #define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */
547 #define PCI_VPD_DATA 4 /* 32-bits of data returned here */
550 * t4_os_pci_write_cfg4 - 32-bit write to PCI config space
551 * @adapter: the adapter
552 * @addr: the register address
553 * @val: the value to write
555 * Write a 32-bit value into the given register in PCI config space.
557 static inline void t4_os_pci_write_cfg4(struct adapter *adapter, size_t addr,
562 if (rte_pci_write_config(adapter->pdev, &val32, sizeof(val32),
564 dev_err(adapter, "Can't write to PCI config space\n");
568 * t4_os_pci_read_cfg4 - read a 32-bit value from PCI config space
569 * @adapter: the adapter
570 * @addr: the register address
571 * @val: where to store the value read
573 * Read a 32-bit value from the given register in PCI config space.
575 static inline void t4_os_pci_read_cfg4(struct adapter *adapter, size_t addr,
578 if (rte_pci_read_config(adapter->pdev, val, sizeof(*val),
580 dev_err(adapter, "Can't read from PCI config space\n");
584 * t4_os_pci_write_cfg2 - 16-bit write to PCI config space
585 * @adapter: the adapter
586 * @addr: the register address
587 * @val: the value to write
589 * Write a 16-bit value into the given register in PCI config space.
591 static inline void t4_os_pci_write_cfg2(struct adapter *adapter, size_t addr,
596 if (rte_pci_write_config(adapter->pdev, &val16, sizeof(val16),
598 dev_err(adapter, "Can't write to PCI config space\n");
602 * t4_os_pci_read_cfg2 - read a 16-bit value from PCI config space
603 * @adapter: the adapter
604 * @addr: the register address
605 * @val: where to store the value read
607 * Read a 16-bit value from the given register in PCI config space.
609 static inline void t4_os_pci_read_cfg2(struct adapter *adapter, size_t addr,
612 if (rte_pci_read_config(adapter->pdev, val, sizeof(*val),
614 dev_err(adapter, "Can't read from PCI config space\n");
618 * t4_os_pci_read_cfg - read a 8-bit value from PCI config space
619 * @adapter: the adapter
620 * @addr: the register address
621 * @val: where to store the value read
623 * Read a 8-bit value from the given register in PCI config space.
625 static inline void t4_os_pci_read_cfg(struct adapter *adapter, size_t addr,
628 if (rte_pci_read_config(adapter->pdev, val, sizeof(*val),
630 dev_err(adapter, "Can't read from PCI config space\n");
634 * t4_os_find_pci_capability - lookup a capability in the PCI capability list
635 * @adapter: the adapter
636 * @cap: the capability
638 * Return the address of the given capability within the PCI capability list.
640 static inline int t4_os_find_pci_capability(struct adapter *adapter, int cap)
647 t4_os_pci_read_cfg2(adapter, PCI_STATUS, &status);
648 if (!(status & PCI_STATUS_CAP_LIST)) {
649 dev_err(adapter, "PCIe capability reading failed\n");
653 t4_os_pci_read_cfg(adapter, PCI_CAPABILITY_LIST, &pos);
654 while (ttl-- && pos >= 0x40) {
656 t4_os_pci_read_cfg(adapter, (pos + PCI_CAP_LIST_ID), &id);
664 t4_os_pci_read_cfg(adapter, (pos + PCI_CAP_LIST_NEXT), &pos);
670 * t4_os_set_hw_addr - store a port's MAC address in SW
671 * @adapter: the adapter
672 * @port_idx: the port index
673 * @hw_addr: the Ethernet address
675 * Store the Ethernet address of the given port in SW. Called by the
676 * common code when it retrieves a port's Ethernet address from EEPROM.
678 static inline void t4_os_set_hw_addr(struct adapter *adapter, int port_idx,
681 struct port_info *pi = adap2pinfo(adapter, port_idx);
683 rte_ether_addr_copy((struct rte_ether_addr *)hw_addr,
684 &pi->eth_dev->data->mac_addrs[0]);
688 * t4_os_lock_init - initialize spinlock
689 * @lock: the spinlock
691 static inline void t4_os_lock_init(rte_spinlock_t *lock)
693 rte_spinlock_init(lock);
697 * t4_os_lock - spin until lock is acquired
698 * @lock: the spinlock
700 static inline void t4_os_lock(rte_spinlock_t *lock)
702 rte_spinlock_lock(lock);
706 * t4_os_unlock - unlock a spinlock
707 * @lock: the spinlock
709 static inline void t4_os_unlock(rte_spinlock_t *lock)
711 rte_spinlock_unlock(lock);
715 * t4_os_trylock - try to get a lock
716 * @lock: the spinlock
718 static inline int t4_os_trylock(rte_spinlock_t *lock)
720 return rte_spinlock_trylock(lock);
724 * t4_os_init_list_head - initialize
725 * @head: head of list to initialize [to empty]
727 static inline void t4_os_init_list_head(struct mbox_list *head)
732 static inline struct mbox_entry *t4_os_list_first_entry(struct mbox_list *head)
734 return TAILQ_FIRST(head);
738 * t4_os_atomic_add_tail - Enqueue list element atomically onto list
739 * @new: the entry to be addded to the queue
740 * @head: current head of the linked list
741 * @lock: lock to use to guarantee atomicity
743 static inline void t4_os_atomic_add_tail(struct mbox_entry *entry,
744 struct mbox_list *head,
745 rte_spinlock_t *lock)
748 TAILQ_INSERT_TAIL(head, entry, next);
753 * t4_os_atomic_list_del - Dequeue list element atomically from list
754 * @entry: the entry to be remove/dequeued from the list.
755 * @lock: the spinlock
757 static inline void t4_os_atomic_list_del(struct mbox_entry *entry,
758 struct mbox_list *head,
759 rte_spinlock_t *lock)
762 TAILQ_REMOVE(head, entry, next);
767 * t4_init_completion - initialize completion
768 * @c: the completion context
770 static inline void t4_init_completion(struct t4_completion *c)
773 t4_os_lock_init(&c->lock);
777 * t4_complete - set completion as done
778 * @c: the completion context
780 static inline void t4_complete(struct t4_completion *c)
782 t4_os_lock(&c->lock);
784 t4_os_unlock(&c->lock);
788 * cxgbe_port_viid - get the VI id of a port
789 * @dev: the device for the port
791 * Return the VI id of the given port.
793 static inline unsigned int cxgbe_port_viid(const struct rte_eth_dev *dev)
795 return ethdev2pinfo(dev)->viid;
798 void *t4_alloc_mem(size_t size);
799 void t4_free_mem(void *addr);
800 #define t4_os_alloc(_size) t4_alloc_mem((_size))
801 #define t4_os_free(_ptr) t4_free_mem((_ptr))
803 void t4_os_portmod_changed(const struct adapter *adap, int port_id);
804 void t4_os_link_changed(struct adapter *adap, int port_id, int link_stat);
806 void reclaim_completed_tx(struct sge_txq *q);
807 void t4_free_sge_resources(struct adapter *adap);
808 void t4_sge_tx_monitor_start(struct adapter *adap);
809 void t4_sge_tx_monitor_stop(struct adapter *adap);
810 int t4_eth_xmit(struct sge_eth_txq *txq, struct rte_mbuf *mbuf,
812 int t4_mgmt_tx(struct sge_ctrl_txq *txq, struct rte_mbuf *mbuf);
813 int t4_sge_init(struct adapter *adap);
814 int t4vf_sge_init(struct adapter *adap);
815 int t4_sge_alloc_eth_txq(struct adapter *adap, struct sge_eth_txq *txq,
816 struct rte_eth_dev *eth_dev, uint16_t queue_id,
817 unsigned int iqid, int socket_id);
818 int t4_sge_alloc_ctrl_txq(struct adapter *adap, struct sge_ctrl_txq *txq,
819 struct rte_eth_dev *eth_dev, uint16_t queue_id,
820 unsigned int iqid, int socket_id);
821 int t4_sge_alloc_rxq(struct adapter *adap, struct sge_rspq *rspq, bool fwevtq,
822 struct rte_eth_dev *eth_dev, int intr_idx,
823 struct sge_fl *fl, rspq_handler_t handler,
824 int cong, struct rte_mempool *mp, int queue_id,
826 int t4_sge_eth_txq_start(struct sge_eth_txq *txq);
827 int t4_sge_eth_txq_stop(struct sge_eth_txq *txq);
828 void t4_sge_eth_txq_release(struct adapter *adap, struct sge_eth_txq *txq);
829 int t4_sge_eth_rxq_start(struct adapter *adap, struct sge_eth_rxq *rxq);
830 int t4_sge_eth_rxq_stop(struct adapter *adap, struct sge_eth_rxq *rxq);
831 void t4_sge_eth_rxq_release(struct adapter *adap, struct sge_eth_rxq *rxq);
832 void t4_sge_eth_clear_queues(struct port_info *pi);
833 void t4_sge_eth_release_queues(struct port_info *pi);
834 int cxgb4_set_rspq_intr_params(struct sge_rspq *q, unsigned int us,
836 int cxgbe_poll(struct sge_rspq *q, struct rte_mbuf **rx_pkts,
837 unsigned int budget, unsigned int *work_done);
838 int cxgbe_write_rss(const struct port_info *pi, const u16 *queues);
839 int cxgbe_write_rss_conf(const struct port_info *pi, uint64_t flags);
841 #endif /* __T4_ADAPTER_H__ */