4 * Copyright (c) 2015-2016 Amazon.com, Inc. or its affiliates.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of copyright holder nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #ifndef DPDK_ENA_COM_ENA_PLAT_DPDK_H_
35 #define DPDK_ENA_COM_ENA_PLAT_DPDK_H_
44 #include <rte_atomic.h>
45 #include <rte_branch_prediction.h>
46 #include <rte_cycles.h>
49 #include <rte_malloc.h>
50 #include <rte_memzone.h>
51 #include <rte_spinlock.h>
60 typedef uint64_t dma_addr_t;
62 #define ETIME ETIMEDOUT
65 #define ena_atomic32_t rte_atomic32_t
66 #define ena_mem_handle_t const struct rte_memzone *
72 #define ENA_COM_NO_MEM -ENOMEM
73 #define ENA_COM_INVAL -EINVAL
74 #define ENA_COM_NO_SPACE -ENOSPC
75 #define ENA_COM_NO_DEVICE -ENODEV
76 #define ENA_COM_PERMISSION -EPERM
77 #define ENA_COM_TIMER_EXPIRED -ETIME
78 #define ENA_COM_FAULT -EFAULT
79 #define ENA_COM_TRY_AGAIN -EAGAIN
81 #define ____cacheline_aligned __rte_cache_aligned
83 #define ENA_ABORT() abort()
85 #define ENA_MSLEEP(x) rte_delay_ms(x)
86 #define ENA_UDELAY(x) rte_delay_us(x)
88 #define ENA_TOUCH(x) ((void)(x))
89 #define memcpy_toio memcpy
95 #define US_PER_S 1000000
96 #define ENA_GET_SYSTEM_USECS() \
97 (rte_get_timer_cycles() * US_PER_S / rte_get_timer_hz())
99 #if RTE_LOG_DP_LEVEL >= RTE_LOG_DEBUG
100 #define ENA_ASSERT(cond, format, arg...) \
102 if (unlikely(!(cond))) { \
103 RTE_LOG(ERR, PMD, format, ##arg); \
104 rte_panic("line %d\tassert \"" #cond "\"" \
105 "failed\n", __LINE__); \
109 #define ENA_ASSERT(cond, format, arg...) do {} while (0)
112 #define ENA_MAX32(x, y) RTE_MAX((x), (y))
113 #define ENA_MAX16(x, y) RTE_MAX((x), (y))
114 #define ENA_MAX8(x, y) RTE_MAX((x), (y))
115 #define ENA_MIN32(x, y) RTE_MIN((x), (y))
116 #define ENA_MIN16(x, y) RTE_MIN((x), (y))
117 #define ENA_MIN8(x, y) RTE_MIN((x), (y))
119 #define U64_C(x) x ## ULL
120 #define BIT(nr) (1UL << (nr))
121 #define BITS_PER_LONG (__SIZEOF_LONG__ * 8)
122 #define GENMASK(h, l) (((~0UL) << (l)) & (~0UL >> (BITS_PER_LONG - 1 - (h))))
123 #define GENMASK_ULL(h, l) (((U64_C(1) << ((h) - (l) + 1)) - 1) << (l))
125 #ifdef RTE_LIBRTE_ENA_COM_DEBUG
126 #define ena_trc_dbg(format, arg...) \
127 RTE_LOG(DEBUG, PMD, "[ENA_COM: %s] " format, __func__, ##arg)
128 #define ena_trc_info(format, arg...) \
129 RTE_LOG(INFO, PMD, "[ENA_COM: %s] " format, __func__, ##arg)
130 #define ena_trc_warn(format, arg...) \
131 RTE_LOG(ERR, PMD, "[ENA_COM: %s] " format, __func__, ##arg)
132 #define ena_trc_err(format, arg...) \
133 RTE_LOG(ERR, PMD, "[ENA_COM: %s] " format, __func__, ##arg)
135 #define ena_trc_dbg(format, arg...) do { } while (0)
136 #define ena_trc_info(format, arg...) do { } while (0)
137 #define ena_trc_warn(format, arg...) do { } while (0)
138 #define ena_trc_err(format, arg...) do { } while (0)
139 #endif /* RTE_LIBRTE_ENA_COM_DEBUG */
141 /* Spinlock related methods */
142 #define ena_spinlock_t rte_spinlock_t
143 #define ENA_SPINLOCK_INIT(spinlock) rte_spinlock_init(&spinlock)
144 #define ENA_SPINLOCK_LOCK(spinlock, flags) \
145 ({(void)flags; rte_spinlock_lock(&spinlock); })
146 #define ENA_SPINLOCK_UNLOCK(spinlock, flags) \
147 ({(void)flags; rte_spinlock_unlock(&(spinlock)); })
149 #define q_waitqueue_t \
151 pthread_cond_t cond; \
152 pthread_mutex_t mutex; \
155 #define ena_wait_queue_t q_waitqueue_t
157 #define ENA_WAIT_EVENT_INIT(waitqueue) \
159 pthread_mutex_init(&(waitqueue).mutex, NULL); \
160 pthread_cond_init(&(waitqueue).cond, NULL); \
163 #define ENA_WAIT_EVENT_WAIT(waitevent, timeout) \
165 struct timespec wait; \
166 struct timeval now; \
167 unsigned long timeout_us; \
168 gettimeofday(&now, NULL); \
169 wait.tv_sec = now.tv_sec + timeout / 1000000UL; \
170 timeout_us = timeout % 1000000UL; \
171 wait.tv_nsec = (now.tv_usec + timeout_us) * 1000UL; \
172 pthread_mutex_lock(&waitevent.mutex); \
173 pthread_cond_timedwait(&waitevent.cond, \
174 &waitevent.mutex, &wait); \
175 pthread_mutex_unlock(&waitevent.mutex); \
177 #define ENA_WAIT_EVENT_SIGNAL(waitevent) pthread_cond_signal(&waitevent.cond)
178 /* pthread condition doesn't need to be rearmed after usage */
179 #define ENA_WAIT_EVENT_CLEAR(...)
181 #define ena_wait_event_t ena_wait_queue_t
182 #define ENA_MIGHT_SLEEP()
184 #define ENA_MEM_ALLOC_COHERENT(dmadev, size, virt, phys, handle) \
186 const struct rte_memzone *mz; \
187 char z_name[RTE_MEMZONE_NAMESIZE]; \
188 ENA_TOUCH(dmadev); ENA_TOUCH(handle); \
189 snprintf(z_name, sizeof(z_name), \
190 "ena_alloc_%d", ena_alloc_cnt++); \
191 mz = rte_memzone_reserve(z_name, size, SOCKET_ID_ANY, 0); \
192 memset(mz->addr, 0, size); \
197 #define ENA_MEM_FREE_COHERENT(dmadev, size, virt, phys, handle) \
198 ({ ENA_TOUCH(size); ENA_TOUCH(phys); \
200 rte_memzone_free(handle); })
202 #define ENA_MEM_ALLOC_COHERENT_NODE(dmadev, size, virt, phys, node, dev_node) \
204 const struct rte_memzone *mz; \
205 char z_name[RTE_MEMZONE_NAMESIZE]; \
206 ENA_TOUCH(dmadev); ENA_TOUCH(dev_node); \
207 snprintf(z_name, sizeof(z_name), \
208 "ena_alloc_%d", ena_alloc_cnt++); \
209 mz = rte_memzone_reserve(z_name, size, node, 0); \
210 memset(mz->addr, 0, size); \
215 #define ENA_MEM_ALLOC_NODE(dmadev, size, virt, node, dev_node) \
217 const struct rte_memzone *mz; \
218 char z_name[RTE_MEMZONE_NAMESIZE]; \
219 ENA_TOUCH(dmadev); ENA_TOUCH(dev_node); \
220 snprintf(z_name, sizeof(z_name), \
221 "ena_alloc_%d", ena_alloc_cnt++); \
222 mz = rte_memzone_reserve(z_name, size, node, 0); \
223 memset(mz->addr, 0, size); \
227 #define ENA_MEM_ALLOC(dmadev, size) rte_zmalloc(NULL, size, 1)
228 #define ENA_MEM_FREE(dmadev, ptr) ({ENA_TOUCH(dmadev); rte_free(ptr); })
230 #define ENA_REG_WRITE32(value, reg) rte_write32_relaxed((value), (reg))
231 #define ENA_REG_READ32(reg) rte_read32_relaxed((reg))
233 #define ATOMIC32_INC(i32_ptr) rte_atomic32_inc(i32_ptr)
234 #define ATOMIC32_DEC(i32_ptr) rte_atomic32_dec(i32_ptr)
235 #define ATOMIC32_SET(i32_ptr, val) rte_atomic32_set(i32_ptr, val)
236 #define ATOMIC32_READ(i32_ptr) rte_atomic32_read(i32_ptr)
238 #define msleep(x) rte_delay_us(x * 1000)
239 #define udelay(x) rte_delay_us(x)
241 #define MAX_ERRNO 4095
242 #define IS_ERR(x) (((unsigned long)x) >= (unsigned long)-MAX_ERRNO)
243 #define ERR_PTR(error) ((void *)(long)error)
244 #define PTR_ERR(error) ((long)(void *)error)
245 #define might_sleep()
247 #endif /* DPDK_ENA_COM_ENA_PLAT_DPDK_H_ */