1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2017 Huawei Technologies Co., Ltd
5 #ifndef _HINIC_PORT_CMD_H_
6 #define _HINIC_PORT_CMD_H_
13 enum hinic_resp_aeq_num {
21 HINIC_MOD_COMM = 0, /* HW communication module */
22 HINIC_MOD_L2NIC = 1, /* L2NIC module */
23 HINIC_MOD_CFGM = 7, /* Configuration module */
24 HINIC_MOD_HILINK = 14,
28 /* only used by VFD communicating with PFD to register or unregister,
29 * command mode type is HINIC_MOD_L2NIC
31 #define HINIC_PORT_CMD_VF_REGISTER 0x0
32 #define HINIC_PORT_CMD_VF_UNREGISTER 0x1
34 /* cmd of mgmt CPU message for NIC module */
36 HINIC_PORT_CMD_MGMT_RESET = 0x0,
38 HINIC_PORT_CMD_CHANGE_MTU = 0x2,
40 HINIC_PORT_CMD_ADD_VLAN = 0x3,
41 HINIC_PORT_CMD_DEL_VLAN,
43 HINIC_PORT_CMD_SET_ETS = 0x7,
44 HINIC_PORT_CMD_GET_ETS,
46 HINIC_PORT_CMD_SET_MAC = 0x9,
47 HINIC_PORT_CMD_GET_MAC,
48 HINIC_PORT_CMD_DEL_MAC,
50 HINIC_PORT_CMD_SET_RX_MODE = 0xc,
51 HINIC_PORT_CMD_SET_ANTI_ATTACK_RATE = 0xd,
53 HINIC_PORT_CMD_GET_PAUSE_INFO = 0x14,
54 HINIC_PORT_CMD_SET_PAUSE_INFO,
56 HINIC_PORT_CMD_GET_LINK_STATE = 0x18,
57 HINIC_PORT_CMD_SET_LRO = 0x19,
58 HINIC_PORT_CMD_SET_RX_CSUM = 0x1a,
59 HINIC_PORT_CMD_SET_RX_VLAN_OFFLOAD = 0x1b,
61 HINIC_PORT_CMD_GET_PORT_STATISTICS = 0x1c,
62 HINIC_PORT_CMD_CLEAR_PORT_STATISTICS,
63 HINIC_PORT_CMD_GET_VPORT_STAT,
64 HINIC_PORT_CMD_CLEAN_VPORT_STAT,
66 HINIC_PORT_CMD_GET_RSS_TEMPLATE_INDIR_TBL = 0x25,
67 HINIC_PORT_CMD_SET_RSS_TEMPLATE_INDIR_TBL,
69 HINIC_PORT_CMD_SET_PORT_ENABLE = 0x29,
70 HINIC_PORT_CMD_GET_PORT_ENABLE,
72 HINIC_PORT_CMD_SET_RSS_TEMPLATE_TBL = 0x2b,
73 HINIC_PORT_CMD_GET_RSS_TEMPLATE_TBL,
74 HINIC_PORT_CMD_SET_RSS_HASH_ENGINE,
75 HINIC_PORT_CMD_GET_RSS_HASH_ENGINE,
76 HINIC_PORT_CMD_GET_RSS_CTX_TBL,
77 HINIC_PORT_CMD_SET_RSS_CTX_TBL,
78 HINIC_PORT_CMD_RSS_TEMP_MGR,
80 HINIC_PORT_CMD_RSS_CFG = 0x42,
82 HINIC_PORT_CMD_GET_PHY_TYPE = 0x44,
83 HINIC_PORT_CMD_INIT_FUNC = 0x45,
85 HINIC_PORT_CMD_GET_JUMBO_FRAME_SIZE = 0x4a,
86 HINIC_PORT_CMD_SET_JUMBO_FRAME_SIZE,
88 HINIC_PORT_CMD_GET_PORT_TYPE = 0x5b,
90 HINIC_PORT_CMD_GET_VPORT_ENABLE = 0x5c,
91 HINIC_PORT_CMD_SET_VPORT_ENABLE,
93 HINIC_PORT_CMD_GET_PORT_ID_BY_FUNC_ID = 0x5e,
95 HINIC_PORT_CMD_GET_LRO = 0x63,
97 HINIC_PORT_CMD_GET_DMA_CS = 0x64,
98 HINIC_PORT_CMD_SET_DMA_CS,
100 HINIC_PORT_CMD_GET_GLOBAL_QPN = 0x66,
102 HINIC_PORT_CMD_SET_PFC_MISC = 0x67,
103 HINIC_PORT_CMD_GET_PFC_MISC,
105 HINIC_PORT_CMD_SET_VF_RATE = 0x69,
106 HINIC_PORT_CMD_SET_VF_VLAN,
107 HINIC_PORT_CMD_CLR_VF_VLAN,
109 HINIC_PORT_CMD_SET_RQ_IQ_MAP = 0x73,
110 HINIC_PORT_CMD_SET_PFC_THD = 0x75,
112 HINIC_PORT_CMD_LINK_STATUS_REPORT = 0xa0,
114 HINIC_PORT_CMD_SET_LOSSLESS_ETH = 0xa3,
115 HINIC_PORT_CMD_UPDATE_MAC = 0xa4,
117 HINIC_PORT_CMD_GET_PORT_INFO = 0xaa,
119 HINIC_PORT_CMD_SET_IPSU_MAC = 0xcb,
120 HINIC_PORT_CMD_GET_IPSU_MAC = 0xcc,
122 HINIC_PORT_CMD_GET_LINK_MODE = 0xD9,
123 HINIC_PORT_CMD_SET_SPEED = 0xDA,
124 HINIC_PORT_CMD_SET_AUTONEG = 0xDB,
126 HINIC_PORT_CMD_CLEAR_QP_RES = 0xDD,
127 HINIC_PORT_CMD_SET_SUPER_CQE = 0xDE,
128 HINIC_PORT_CMD_SET_VF_COS = 0xDF,
129 HINIC_PORT_CMD_GET_VF_COS = 0xE1,
131 HINIC_PORT_CMD_CABLE_PLUG_EVENT = 0xE5,
132 HINIC_PORT_CMD_LINK_ERR_EVENT = 0xE6,
134 HINIC_PORT_CMD_SET_COS_UP_MAP = 0xE8,
136 HINIC_PORT_CMD_RESET_LINK_CFG = 0xEB,
138 HINIC_PORT_CMD_FORCE_PKT_DROP = 0xF3,
139 HINIC_PORT_CMD_SET_LRO_TIMER = 0xF4,
141 HINIC_PORT_CMD_SET_VHD_CFG = 0xF7,
142 HINIC_PORT_CMD_SET_LINK_FOLLOW = 0xF8,
143 HINIC_PORT_CMD_Q_FILTER = 0xFC,
144 HINIC_PORT_CMD_TCAM_FILTER = 0xFE,
145 HINIC_PORT_CMD_SET_VLAN_FILTER = 0xFF
148 /* cmd of mgmt CPU message for HW module */
149 enum hinic_mgmt_cmd {
150 HINIC_MGMT_CMD_RESET_MGMT = 0x0,
151 HINIC_MGMT_CMD_START_FLR = 0x1,
152 HINIC_MGMT_CMD_FLUSH_DOORBELL = 0x2,
153 HINIC_MGMT_CMD_GET_IO_STATUS = 0x3,
154 HINIC_MGMT_CMD_DMA_ATTR_SET = 0x4,
156 HINIC_MGMT_CMD_CMDQ_CTXT_SET = 0x10,
157 HINIC_MGMT_CMD_CMDQ_CTXT_GET,
159 HINIC_MGMT_CMD_VAT_SET = 0x12,
160 HINIC_MGMT_CMD_VAT_GET,
162 HINIC_MGMT_CMD_L2NIC_SQ_CI_ATTR_SET = 0x14,
163 HINIC_MGMT_CMD_L2NIC_SQ_CI_ATTR_GET,
165 HINIC_MGMT_CMD_PPF_HT_GPA_SET = 0x23,
166 HINIC_MGMT_CMD_RES_STATE_SET = 0x24,
167 HINIC_MGMT_CMD_FUNC_CACHE_OUT = 0x25,
168 HINIC_MGMT_CMD_FFM_SET = 0x26,
170 HINIC_MGMT_CMD_FUNC_RES_CLEAR = 0x29,
172 HINIC_MGMT_CMD_CEQ_CTRL_REG_WR_BY_UP = 0x33,
173 HINIC_MGMT_CMD_MSI_CTRL_REG_WR_BY_UP,
174 HINIC_MGMT_CMD_MSI_CTRL_REG_RD_BY_UP,
176 HINIC_MGMT_CMD_VF_RANDOM_ID_SET = 0x36,
177 HINIC_MGMT_CMD_FAULT_REPORT = 0x37,
179 HINIC_MGMT_CMD_VPD_SET = 0x40,
180 HINIC_MGMT_CMD_VPD_GET,
181 HINIC_MGMT_CMD_LABEL_SET,
182 HINIC_MGMT_CMD_LABEL_GET,
183 HINIC_MGMT_CMD_SATIC_MAC_SET,
184 HINIC_MGMT_CMD_SATIC_MAC_GET,
185 HINIC_MGMT_CMD_SYNC_TIME = 0x46,
186 HINIC_MGMT_CMD_SET_LED_STATUS = 0x4A,
187 HINIC_MGMT_CMD_L2NIC_RESET = 0x4b,
188 HINIC_MGMT_CMD_FAST_RECYCLE_MODE_SET = 0x4d,
189 HINIC_MGMT_CMD_BIOS_NV_DATA_MGMT = 0x4E,
190 HINIC_MGMT_CMD_ACTIVATE_FW = 0x4F,
191 HINIC_MGMT_CMD_PAGESIZE_SET = 0x50,
192 HINIC_MGMT_CMD_PAGESIZE_GET = 0x51,
193 HINIC_MGMT_CMD_GET_BOARD_INFO = 0x52,
194 HINIC_MGMT_CMD_WATCHDOG_INFO = 0x56,
195 HINIC_MGMT_CMD_FMW_ACT_NTC = 0x57,
196 HINIC_MGMT_CMD_SET_VF_RANDOM_ID = 0x61,
197 HINIC_MGMT_CMD_GET_PPF_STATE = 0x63,
198 HINIC_MGMT_CMD_PCIE_DFX_NTC = 0x65,
199 HINIC_MGMT_CMD_PCIE_DFX_GET = 0x66,
202 /* cmd of mgmt CPU message for HILINK module */
203 enum hinic_hilink_cmd {
204 HINIC_HILINK_CMD_GET_LINK_INFO = 0x3,
205 HINIC_HILINK_CMD_SET_LINK_SETTINGS = 0x8,
208 /* uCode related commands */
209 enum hinic_ucode_cmd {
210 HINIC_UCODE_CMD_MDY_QUEUE_CONTEXT = 0,
211 HINIC_UCODE_CMD_CLEAN_QUEUE_CONTEXT,
212 HINIC_UCODE_CMD_ARM_SQ,
213 HINIC_UCODE_CMD_ARM_RQ,
214 HINIC_UCODE_CMD_SET_RSS_INDIR_TABLE,
215 HINIC_UCODE_CMD_SET_RSS_CONTEXT_TABLE,
216 HINIC_UCODE_CMD_GET_RSS_INDIR_TABLE,
217 HINIC_UCODE_CMD_GET_RSS_CONTEXT_TABLE,
218 HINIC_UCODE_CMD_SET_IQ_ENABLE,
219 HINIC_UCODE_CMD_SET_RQ_FLUSH = 10
224 HINIC_CFG_NIC_CAP = 0,
227 HINIC_CFG_MBOX_CAP = 6
230 enum hinic_ack_type {
232 HINIC_ACK_TYPE_SHARE_CQN,
233 HINIC_ACK_TYPE_APP_CQN,
235 HINIC_MOD_ACK_MAX = 15,
238 enum sq_l4offload_type {
240 TCP_OFFLOAD_ENABLE = 1,
241 SCTP_OFFLOAD_ENABLE = 2,
242 UDP_OFFLOAD_ENABLE = 3,
245 enum sq_vlan_offload_flag {
246 VLAN_OFFLOAD_DISABLE = 0,
247 VLAN_OFFLOAD_ENABLE = 1,
250 enum sq_pkt_parsed_flag {
258 IPV4_PKT_NO_CHKSUM_OFFLOAD = 2,
259 IPV4_PKT_WITH_CHKSUM_OFFLOAD = 3,
270 enum sq_tunnel_l4_type {
276 #define NIC_RSS_CMD_TEMP_ALLOC 0x01
277 #define NIC_RSS_CMD_TEMP_FREE 0x02
279 #define HINIC_RSS_TYPE_VALID_SHIFT 23
280 #define HINIC_RSS_TYPE_TCP_IPV6_EXT_SHIFT 24
281 #define HINIC_RSS_TYPE_IPV6_EXT_SHIFT 25
282 #define HINIC_RSS_TYPE_TCP_IPV6_SHIFT 26
283 #define HINIC_RSS_TYPE_IPV6_SHIFT 27
284 #define HINIC_RSS_TYPE_TCP_IPV4_SHIFT 28
285 #define HINIC_RSS_TYPE_IPV4_SHIFT 29
286 #define HINIC_RSS_TYPE_UDP_IPV6_SHIFT 30
287 #define HINIC_RSS_TYPE_UDP_IPV4_SHIFT 31
289 #define HINIC_RSS_TYPE_SET(val, member) \
290 (((u32)(val) & 0x1) << HINIC_RSS_TYPE_##member##_SHIFT)
292 #define HINIC_RSS_TYPE_GET(val, member) \
293 (((u32)(val) >> HINIC_RSS_TYPE_##member##_SHIFT) & 0x1)
296 HINIC_SPEED_10MB_LINK = 0,
297 HINIC_SPEED_100MB_LINK,
298 HINIC_SPEED_1000MB_LINK,
299 HINIC_SPEED_10GB_LINK,
300 HINIC_SPEED_25GB_LINK,
301 HINIC_SPEED_40GB_LINK,
302 HINIC_SPEED_100GB_LINK,
303 HINIC_SPEED_UNKNOWN = 0xFF,
307 HINIC_IFLA_VF_LINK_STATE_AUTO, /* link state of the uplink */
308 HINIC_IFLA_VF_LINK_STATE_ENABLE, /* link always up */
309 HINIC_IFLA_VF_LINK_STATE_DISABLE, /* link always down */
312 #define HINIC_AF0_FUNC_GLOBAL_IDX_SHIFT 0
313 #define HINIC_AF0_P2P_IDX_SHIFT 10
314 #define HINIC_AF0_PCI_INTF_IDX_SHIFT 14
315 #define HINIC_AF0_VF_IN_PF_SHIFT 16
316 #define HINIC_AF0_FUNC_TYPE_SHIFT 24
318 #define HINIC_AF0_FUNC_GLOBAL_IDX_MASK 0x3FF
319 #define HINIC_AF0_P2P_IDX_MASK 0xF
320 #define HINIC_AF0_PCI_INTF_IDX_MASK 0x3
321 #define HINIC_AF0_VF_IN_PF_MASK 0xFF
322 #define HINIC_AF0_FUNC_TYPE_MASK 0x1
324 #define HINIC_AF0_GET(val, member) \
325 (((val) >> HINIC_AF0_##member##_SHIFT) & HINIC_AF0_##member##_MASK)
327 #define HINIC_AF1_PPF_IDX_SHIFT 0
328 #define HINIC_AF1_AEQS_PER_FUNC_SHIFT 8
329 #define HINIC_AF1_CEQS_PER_FUNC_SHIFT 12
330 #define HINIC_AF1_IRQS_PER_FUNC_SHIFT 20
331 #define HINIC_AF1_DMA_ATTR_PER_FUNC_SHIFT 24
332 #define HINIC_AF1_MGMT_INIT_STATUS_SHIFT 30
333 #define HINIC_AF1_PF_INIT_STATUS_SHIFT 31
335 #define HINIC_AF1_PPF_IDX_MASK 0x1F
336 #define HINIC_AF1_AEQS_PER_FUNC_MASK 0x3
337 #define HINIC_AF1_CEQS_PER_FUNC_MASK 0x7
338 #define HINIC_AF1_IRQS_PER_FUNC_MASK 0xF
339 #define HINIC_AF1_DMA_ATTR_PER_FUNC_MASK 0x7
340 #define HINIC_AF1_MGMT_INIT_STATUS_MASK 0x1
341 #define HINIC_AF1_PF_INIT_STATUS_MASK 0x1
343 #define HINIC_AF1_GET(val, member) \
344 (((val) >> HINIC_AF1_##member##_SHIFT) & HINIC_AF1_##member##_MASK)
346 #define HINIC_AF2_GLOBAL_VF_ID_OF_PF_SHIFT 16
347 #define HINIC_AF2_GLOBAL_VF_ID_OF_PF_MASK 0x3FF
349 #define HINIC_AF2_GET(val, member) \
350 (((val) >> HINIC_AF2_##member##_SHIFT) & HINIC_AF2_##member##_MASK)
352 #define HINIC_AF4_OUTBOUND_CTRL_SHIFT 0
353 #define HINIC_AF4_DOORBELL_CTRL_SHIFT 1
354 #define HINIC_AF4_OUTBOUND_CTRL_MASK 0x1
355 #define HINIC_AF4_DOORBELL_CTRL_MASK 0x1
357 #define HINIC_AF4_GET(val, member) \
358 (((val) >> HINIC_AF4_##member##_SHIFT) & HINIC_AF4_##member##_MASK)
360 #define HINIC_AF4_SET(val, member) \
361 (((val) & HINIC_AF4_##member##_MASK) << HINIC_AF4_##member##_SHIFT)
363 #define HINIC_AF4_CLEAR(val, member) \
364 ((val) & (~(HINIC_AF4_##member##_MASK << \
365 HINIC_AF4_##member##_SHIFT)))
367 #define HINIC_AF5_PF_STATUS_SHIFT 0
368 #define HINIC_AF5_PF_STATUS_MASK 0xFFFF
370 #define HINIC_AF5_SET(val, member) \
371 (((val) & HINIC_AF5_##member##_MASK) << HINIC_AF5_##member##_SHIFT)
373 #define HINIC_AF5_GET(val, member) \
374 (((val) >> HINIC_AF5_##member##_SHIFT) & HINIC_AF5_##member##_MASK)
376 #define HINIC_AF5_CLEAR(val, member) \
377 ((val) & (~(HINIC_AF5_##member##_MASK << \
378 HINIC_AF5_##member##_SHIFT)))
380 #define HINIC_PPF_ELECTION_IDX_SHIFT 0
382 #define HINIC_PPF_ELECTION_IDX_MASK 0x1F
384 #define HINIC_PPF_ELECTION_SET(val, member) \
385 (((val) & HINIC_PPF_ELECTION_##member##_MASK) << \
386 HINIC_PPF_ELECTION_##member##_SHIFT)
388 #define HINIC_PPF_ELECTION_GET(val, member) \
389 (((val) >> HINIC_PPF_ELECTION_##member##_SHIFT) & \
390 HINIC_PPF_ELECTION_##member##_MASK)
392 #define HINIC_PPF_ELECTION_CLEAR(val, member) \
393 ((val) & (~(HINIC_PPF_ELECTION_##member##_MASK \
394 << HINIC_PPF_ELECTION_##member##_SHIFT)))
396 #define DB_IDX(db, db_base) \
397 ((u32)(((unsigned long)(db) - (unsigned long)(db_base)) / \
400 enum hinic_pcie_nosnoop {
401 HINIC_PCIE_SNOOP = 0,
402 HINIC_PCIE_NO_SNOOP = 1,
405 enum hinic_pcie_tph {
406 HINIC_PCIE_TPH_DISABLE = 0,
407 HINIC_PCIE_TPH_ENABLE = 1,
410 enum hinic_outbound_ctrl {
411 ENABLE_OUTBOUND = 0x0,
412 DISABLE_OUTBOUND = 0x1,
415 enum hinic_doorbell_ctrl {
416 ENABLE_DOORBELL = 0x0,
417 DISABLE_DOORBELL = 0x1,
420 enum hinic_pf_status {
421 HINIC_PF_STATUS_INIT = 0X0,
422 HINIC_PF_STATUS_ACTIVE_FLAG = 0x11,
423 HINIC_PF_STATUS_FLR_START_FLAG = 0x12,
424 HINIC_PF_STATUS_FLR_FINISH_FLAG = 0x13,
427 /* total doorbell or direct wqe size is 512kB, db num: 128, dwqe: 128 */
428 #define HINIC_DB_DWQE_SIZE 0x00080000
430 /* db page size: 4K */
431 #define HINIC_DB_PAGE_SIZE 0x00001000ULL
433 #define HINIC_DB_MAX_AREAS (HINIC_DB_DWQE_SIZE / HINIC_DB_PAGE_SIZE)
435 #define HINIC_PCI_MSIX_ENTRY_SIZE 16
436 #define HINIC_PCI_MSIX_ENTRY_VECTOR_CTRL 12
437 #define HINIC_PCI_MSIX_ENTRY_CTRL_MASKBIT 1
439 struct hinic_mgmt_msg_head {
446 struct hinic_root_ctxt {
447 struct hinic_mgmt_msg_head mgmt_msg_head;
462 #endif /* _HINIC_PORT_CMD_H_ */