1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2018-2021 HiSilicon Limited.
6 #include <rte_bus_pci.h>
7 #include <ethdev_pci.h>
9 #include <rte_kvargs.h>
11 #include "hns3_ethdev.h"
12 #include "hns3_logs.h"
13 #include "hns3_rxtx.h"
14 #include "hns3_intr.h"
15 #include "hns3_regs.h"
19 #define HNS3_SERVICE_INTERVAL 1000000 /* us */
20 #define HNS3_SERVICE_QUICK_INTERVAL 10
21 #define HNS3_INVALID_PVID 0xFFFF
23 #define HNS3_FILTER_TYPE_VF 0
24 #define HNS3_FILTER_TYPE_PORT 1
25 #define HNS3_FILTER_FE_EGRESS_V1_B BIT(0)
26 #define HNS3_FILTER_FE_NIC_INGRESS_B BIT(0)
27 #define HNS3_FILTER_FE_NIC_EGRESS_B BIT(1)
28 #define HNS3_FILTER_FE_ROCE_INGRESS_B BIT(2)
29 #define HNS3_FILTER_FE_ROCE_EGRESS_B BIT(3)
30 #define HNS3_FILTER_FE_EGRESS (HNS3_FILTER_FE_NIC_EGRESS_B \
31 | HNS3_FILTER_FE_ROCE_EGRESS_B)
32 #define HNS3_FILTER_FE_INGRESS (HNS3_FILTER_FE_NIC_INGRESS_B \
33 | HNS3_FILTER_FE_ROCE_INGRESS_B)
35 /* Reset related Registers */
36 #define HNS3_GLOBAL_RESET_BIT 0
37 #define HNS3_CORE_RESET_BIT 1
38 #define HNS3_IMP_RESET_BIT 2
39 #define HNS3_FUN_RST_ING_B 0
41 #define HNS3_VECTOR0_IMP_RESET_INT_B 1
42 #define HNS3_VECTOR0_IMP_CMDQ_ERR_B 4U
43 #define HNS3_VECTOR0_IMP_RD_POISON_B 5U
44 #define HNS3_VECTOR0_ALL_MSIX_ERR_B 6U
46 #define HNS3_RESET_WAIT_MS 100
47 #define HNS3_RESET_WAIT_CNT 200
49 /* FEC mode order defined in HNS3 hardware */
50 #define HNS3_HW_FEC_MODE_NOFEC 0
51 #define HNS3_HW_FEC_MODE_BASER 1
52 #define HNS3_HW_FEC_MODE_RS 2
55 HNS3_VECTOR0_EVENT_RST,
56 HNS3_VECTOR0_EVENT_MBX,
57 HNS3_VECTOR0_EVENT_ERR,
58 HNS3_VECTOR0_EVENT_PTP,
59 HNS3_VECTOR0_EVENT_OTHER,
62 static const struct rte_eth_fec_capa speed_fec_capa_tbl[] = {
63 { RTE_ETH_SPEED_NUM_10G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
64 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
65 RTE_ETH_FEC_MODE_CAPA_MASK(BASER) },
67 { RTE_ETH_SPEED_NUM_25G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
68 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
69 RTE_ETH_FEC_MODE_CAPA_MASK(BASER) |
70 RTE_ETH_FEC_MODE_CAPA_MASK(RS) },
72 { RTE_ETH_SPEED_NUM_40G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
73 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
74 RTE_ETH_FEC_MODE_CAPA_MASK(BASER) },
76 { RTE_ETH_SPEED_NUM_50G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
77 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
78 RTE_ETH_FEC_MODE_CAPA_MASK(BASER) |
79 RTE_ETH_FEC_MODE_CAPA_MASK(RS) },
81 { RTE_ETH_SPEED_NUM_100G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
82 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
83 RTE_ETH_FEC_MODE_CAPA_MASK(RS) },
85 { RTE_ETH_SPEED_NUM_200G, RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC) |
86 RTE_ETH_FEC_MODE_CAPA_MASK(AUTO) |
87 RTE_ETH_FEC_MODE_CAPA_MASK(RS) }
90 static enum hns3_reset_level hns3_get_reset_level(struct hns3_adapter *hns,
92 static int hns3_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu);
93 static int hns3_vlan_pvid_configure(struct hns3_adapter *hns, uint16_t pvid,
95 static int hns3_update_link_info(struct rte_eth_dev *eth_dev);
96 static bool hns3_update_link_status(struct hns3_hw *hw);
98 static int hns3_add_mc_mac_addr(struct hns3_hw *hw,
99 struct rte_ether_addr *mac_addr);
100 static int hns3_remove_mc_mac_addr(struct hns3_hw *hw,
101 struct rte_ether_addr *mac_addr);
102 static int hns3_restore_fec(struct hns3_hw *hw);
103 static int hns3_query_dev_fec_info(struct hns3_hw *hw);
104 static int hns3_do_stop(struct hns3_adapter *hns);
105 static int hns3_check_port_speed(struct hns3_hw *hw, uint32_t link_speeds);
106 static int hns3_cfg_mac_mode(struct hns3_hw *hw, bool enable);
108 void hns3_ether_format_addr(char *buf, uint16_t size,
109 const struct rte_ether_addr *ether_addr)
111 snprintf(buf, size, "%02X:**:**:**:%02X:%02X",
112 ether_addr->addr_bytes[0],
113 ether_addr->addr_bytes[4],
114 ether_addr->addr_bytes[5]);
118 hns3_pf_disable_irq0(struct hns3_hw *hw)
120 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 0);
124 hns3_pf_enable_irq0(struct hns3_hw *hw)
126 hns3_write_dev(hw, HNS3_MISC_VECTOR_REG_BASE, 1);
129 static enum hns3_evt_cause
130 hns3_proc_imp_reset_event(struct hns3_adapter *hns, bool is_delay,
133 struct hns3_hw *hw = &hns->hw;
135 __atomic_store_n(&hw->reset.disable_cmd, 1, __ATOMIC_RELAXED);
136 hns3_atomic_set_bit(HNS3_IMP_RESET, &hw->reset.pending);
137 *vec_val = BIT(HNS3_VECTOR0_IMPRESET_INT_B);
139 hw->reset.stats.imp_cnt++;
140 hns3_warn(hw, "IMP reset detected, clear reset status");
142 hns3_schedule_delayed_reset(hns);
143 hns3_warn(hw, "IMP reset detected, don't clear reset status");
146 return HNS3_VECTOR0_EVENT_RST;
149 static enum hns3_evt_cause
150 hns3_proc_global_reset_event(struct hns3_adapter *hns, bool is_delay,
153 struct hns3_hw *hw = &hns->hw;
155 __atomic_store_n(&hw->reset.disable_cmd, 1, __ATOMIC_RELAXED);
156 hns3_atomic_set_bit(HNS3_GLOBAL_RESET, &hw->reset.pending);
157 *vec_val = BIT(HNS3_VECTOR0_GLOBALRESET_INT_B);
159 hw->reset.stats.global_cnt++;
160 hns3_warn(hw, "Global reset detected, clear reset status");
162 hns3_schedule_delayed_reset(hns);
164 "Global reset detected, don't clear reset status");
167 return HNS3_VECTOR0_EVENT_RST;
170 static enum hns3_evt_cause
171 hns3_check_event_cause(struct hns3_adapter *hns, uint32_t *clearval)
173 struct hns3_hw *hw = &hns->hw;
174 uint32_t vector0_int_stats;
175 uint32_t cmdq_src_val;
176 uint32_t hw_err_src_reg;
178 enum hns3_evt_cause ret;
181 /* fetch the events from their corresponding regs */
182 vector0_int_stats = hns3_read_dev(hw, HNS3_VECTOR0_OTHER_INT_STS_REG);
183 cmdq_src_val = hns3_read_dev(hw, HNS3_VECTOR0_CMDQ_SRC_REG);
184 hw_err_src_reg = hns3_read_dev(hw, HNS3_RAS_PF_OTHER_INT_STS_REG);
186 is_delay = clearval == NULL ? true : false;
188 * Assumption: If by any chance reset and mailbox events are reported
189 * together then we will only process reset event and defer the
190 * processing of the mailbox events. Since, we would have not cleared
191 * RX CMDQ event this time we would receive again another interrupt
192 * from H/W just for the mailbox.
194 if (BIT(HNS3_VECTOR0_IMPRESET_INT_B) & vector0_int_stats) { /* IMP */
195 ret = hns3_proc_imp_reset_event(hns, is_delay, &val);
200 if (BIT(HNS3_VECTOR0_GLOBALRESET_INT_B) & vector0_int_stats) {
201 ret = hns3_proc_global_reset_event(hns, is_delay, &val);
205 /* Check for vector0 1588 event source */
206 if (BIT(HNS3_VECTOR0_1588_INT_B) & vector0_int_stats) {
207 val = BIT(HNS3_VECTOR0_1588_INT_B);
208 ret = HNS3_VECTOR0_EVENT_PTP;
212 /* check for vector0 msix event source */
213 if (vector0_int_stats & HNS3_VECTOR0_REG_MSIX_MASK ||
214 hw_err_src_reg & HNS3_RAS_REG_NFE_MASK) {
215 val = vector0_int_stats | hw_err_src_reg;
216 ret = HNS3_VECTOR0_EVENT_ERR;
220 /* check for vector0 mailbox(=CMDQ RX) event source */
221 if (BIT(HNS3_VECTOR0_RX_CMDQ_INT_B) & cmdq_src_val) {
222 cmdq_src_val &= ~BIT(HNS3_VECTOR0_RX_CMDQ_INT_B);
224 ret = HNS3_VECTOR0_EVENT_MBX;
228 val = vector0_int_stats;
229 ret = HNS3_VECTOR0_EVENT_OTHER;
238 hns3_is_1588_event_type(uint32_t event_type)
240 return (event_type == HNS3_VECTOR0_EVENT_PTP);
244 hns3_clear_event_cause(struct hns3_hw *hw, uint32_t event_type, uint32_t regclr)
246 if (event_type == HNS3_VECTOR0_EVENT_RST ||
247 hns3_is_1588_event_type(event_type))
248 hns3_write_dev(hw, HNS3_MISC_RESET_STS_REG, regclr);
249 else if (event_type == HNS3_VECTOR0_EVENT_MBX)
250 hns3_write_dev(hw, HNS3_VECTOR0_CMDQ_SRC_REG, regclr);
254 hns3_clear_all_event_cause(struct hns3_hw *hw)
256 uint32_t vector0_int_stats;
258 vector0_int_stats = hns3_read_dev(hw, HNS3_VECTOR0_OTHER_INT_STS_REG);
259 if (BIT(HNS3_VECTOR0_IMPRESET_INT_B) & vector0_int_stats)
260 hns3_warn(hw, "Probe during IMP reset interrupt");
262 if (BIT(HNS3_VECTOR0_GLOBALRESET_INT_B) & vector0_int_stats)
263 hns3_warn(hw, "Probe during Global reset interrupt");
265 hns3_clear_event_cause(hw, HNS3_VECTOR0_EVENT_RST,
266 BIT(HNS3_VECTOR0_IMPRESET_INT_B) |
267 BIT(HNS3_VECTOR0_GLOBALRESET_INT_B) |
268 BIT(HNS3_VECTOR0_CORERESET_INT_B));
269 hns3_clear_event_cause(hw, HNS3_VECTOR0_EVENT_MBX, 0);
270 hns3_clear_event_cause(hw, HNS3_VECTOR0_EVENT_PTP,
271 BIT(HNS3_VECTOR0_1588_INT_B));
275 hns3_handle_mac_tnl(struct hns3_hw *hw)
277 struct hns3_cmd_desc desc;
281 /* query and clear mac tnl interrupt */
282 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_QUERY_MAC_TNL_INT, true);
283 ret = hns3_cmd_send(hw, &desc, 1);
285 hns3_err(hw, "failed to query mac tnl int, ret = %d.", ret);
289 status = rte_le_to_cpu_32(desc.data[0]);
291 hns3_warn(hw, "mac tnl int occurs, status = 0x%x.", status);
292 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CLEAR_MAC_TNL_INT,
294 desc.data[0] = rte_cpu_to_le_32(HNS3_MAC_TNL_INT_CLR);
295 ret = hns3_cmd_send(hw, &desc, 1);
297 hns3_err(hw, "failed to clear mac tnl int, ret = %d.",
303 hns3_interrupt_handler(void *param)
305 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
306 struct hns3_adapter *hns = dev->data->dev_private;
307 struct hns3_hw *hw = &hns->hw;
308 enum hns3_evt_cause event_cause;
309 uint32_t clearval = 0;
310 uint32_t vector0_int;
314 /* Disable interrupt */
315 hns3_pf_disable_irq0(hw);
317 event_cause = hns3_check_event_cause(hns, &clearval);
318 vector0_int = hns3_read_dev(hw, HNS3_VECTOR0_OTHER_INT_STS_REG);
319 ras_int = hns3_read_dev(hw, HNS3_RAS_PF_OTHER_INT_STS_REG);
320 cmdq_int = hns3_read_dev(hw, HNS3_VECTOR0_CMDQ_SRC_REG);
321 hns3_clear_event_cause(hw, event_cause, clearval);
322 /* vector 0 interrupt is shared with reset and mailbox source events. */
323 if (event_cause == HNS3_VECTOR0_EVENT_ERR) {
324 hns3_warn(hw, "received interrupt: vector0_int_stat:0x%x "
325 "ras_int_stat:0x%x cmdq_int_stat:0x%x",
326 vector0_int, ras_int, cmdq_int);
327 hns3_handle_mac_tnl(hw);
328 hns3_handle_error(hns);
329 } else if (event_cause == HNS3_VECTOR0_EVENT_RST) {
330 hns3_warn(hw, "received reset interrupt");
331 hns3_schedule_reset(hns);
332 } else if (event_cause == HNS3_VECTOR0_EVENT_MBX) {
333 hns3_dev_handle_mbx_msg(hw);
335 hns3_warn(hw, "received unknown event: vector0_int_stat:0x%x "
336 "ras_int_stat:0x%x cmdq_int_stat:0x%x",
337 vector0_int, ras_int, cmdq_int);
340 /* Enable interrupt if it is not cause by reset */
341 hns3_pf_enable_irq0(hw);
345 hns3_set_port_vlan_filter(struct hns3_adapter *hns, uint16_t vlan_id, int on)
347 #define HNS3_VLAN_ID_OFFSET_STEP 160
348 #define HNS3_VLAN_BYTE_SIZE 8
349 struct hns3_vlan_filter_pf_cfg_cmd *req;
350 struct hns3_hw *hw = &hns->hw;
351 uint8_t vlan_offset_byte_val;
352 struct hns3_cmd_desc desc;
353 uint8_t vlan_offset_byte;
354 uint8_t vlan_offset_base;
357 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_VLAN_FILTER_PF_CFG, false);
359 vlan_offset_base = vlan_id / HNS3_VLAN_ID_OFFSET_STEP;
360 vlan_offset_byte = (vlan_id % HNS3_VLAN_ID_OFFSET_STEP) /
362 vlan_offset_byte_val = 1 << (vlan_id % HNS3_VLAN_BYTE_SIZE);
364 req = (struct hns3_vlan_filter_pf_cfg_cmd *)desc.data;
365 req->vlan_offset = vlan_offset_base;
366 req->vlan_cfg = on ? 0 : 1;
367 req->vlan_offset_bitmap[vlan_offset_byte] = vlan_offset_byte_val;
369 ret = hns3_cmd_send(hw, &desc, 1);
371 hns3_err(hw, "set port vlan id failed, vlan_id =%u, ret =%d",
378 hns3_rm_dev_vlan_table(struct hns3_adapter *hns, uint16_t vlan_id)
380 struct hns3_user_vlan_table *vlan_entry;
381 struct hns3_pf *pf = &hns->pf;
383 LIST_FOREACH(vlan_entry, &pf->vlan_list, next) {
384 if (vlan_entry->vlan_id == vlan_id) {
385 if (vlan_entry->hd_tbl_status)
386 hns3_set_port_vlan_filter(hns, vlan_id, 0);
387 LIST_REMOVE(vlan_entry, next);
388 rte_free(vlan_entry);
395 hns3_add_dev_vlan_table(struct hns3_adapter *hns, uint16_t vlan_id,
398 struct hns3_user_vlan_table *vlan_entry;
399 struct hns3_hw *hw = &hns->hw;
400 struct hns3_pf *pf = &hns->pf;
402 LIST_FOREACH(vlan_entry, &pf->vlan_list, next) {
403 if (vlan_entry->vlan_id == vlan_id)
407 vlan_entry = rte_zmalloc("hns3_vlan_tbl", sizeof(*vlan_entry), 0);
408 if (vlan_entry == NULL) {
409 hns3_err(hw, "Failed to malloc hns3 vlan table");
413 vlan_entry->hd_tbl_status = writen_to_tbl;
414 vlan_entry->vlan_id = vlan_id;
416 LIST_INSERT_HEAD(&pf->vlan_list, vlan_entry, next);
420 hns3_restore_vlan_table(struct hns3_adapter *hns)
422 struct hns3_user_vlan_table *vlan_entry;
423 struct hns3_hw *hw = &hns->hw;
424 struct hns3_pf *pf = &hns->pf;
428 if (hw->port_base_vlan_cfg.state == HNS3_PORT_BASE_VLAN_ENABLE)
429 return hns3_vlan_pvid_configure(hns,
430 hw->port_base_vlan_cfg.pvid, 1);
432 LIST_FOREACH(vlan_entry, &pf->vlan_list, next) {
433 if (vlan_entry->hd_tbl_status) {
434 vlan_id = vlan_entry->vlan_id;
435 ret = hns3_set_port_vlan_filter(hns, vlan_id, 1);
445 hns3_vlan_filter_configure(struct hns3_adapter *hns, uint16_t vlan_id, int on)
447 struct hns3_hw *hw = &hns->hw;
448 bool writen_to_tbl = false;
452 * When vlan filter is enabled, hardware regards packets without vlan
453 * as packets with vlan 0. So, to receive packets without vlan, vlan id
454 * 0 is not allowed to be removed by rte_eth_dev_vlan_filter.
456 if (on == 0 && vlan_id == 0)
460 * When port base vlan enabled, we use port base vlan as the vlan
461 * filter condition. In this case, we don't update vlan filter table
462 * when user add new vlan or remove exist vlan, just update the
463 * vlan list. The vlan id in vlan list will be written in vlan filter
464 * table until port base vlan disabled
466 if (hw->port_base_vlan_cfg.state == HNS3_PORT_BASE_VLAN_DISABLE) {
467 ret = hns3_set_port_vlan_filter(hns, vlan_id, on);
468 writen_to_tbl = true;
473 hns3_add_dev_vlan_table(hns, vlan_id, writen_to_tbl);
475 hns3_rm_dev_vlan_table(hns, vlan_id);
481 hns3_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
483 struct hns3_adapter *hns = dev->data->dev_private;
484 struct hns3_hw *hw = &hns->hw;
487 rte_spinlock_lock(&hw->lock);
488 ret = hns3_vlan_filter_configure(hns, vlan_id, on);
489 rte_spinlock_unlock(&hw->lock);
494 hns3_vlan_tpid_configure(struct hns3_adapter *hns, enum rte_vlan_type vlan_type,
497 struct hns3_rx_vlan_type_cfg_cmd *rx_req;
498 struct hns3_tx_vlan_type_cfg_cmd *tx_req;
499 struct hns3_hw *hw = &hns->hw;
500 struct hns3_cmd_desc desc;
503 if ((vlan_type != RTE_ETH_VLAN_TYPE_INNER &&
504 vlan_type != RTE_ETH_VLAN_TYPE_OUTER)) {
505 hns3_err(hw, "Unsupported vlan type, vlan_type =%d", vlan_type);
509 if (tpid != RTE_ETHER_TYPE_VLAN) {
510 hns3_err(hw, "Unsupported vlan tpid, vlan_type =%d", vlan_type);
514 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_MAC_VLAN_TYPE_ID, false);
515 rx_req = (struct hns3_rx_vlan_type_cfg_cmd *)desc.data;
517 if (vlan_type == RTE_ETH_VLAN_TYPE_OUTER) {
518 rx_req->ot_fst_vlan_type = rte_cpu_to_le_16(tpid);
519 rx_req->ot_sec_vlan_type = rte_cpu_to_le_16(tpid);
520 } else if (vlan_type == RTE_ETH_VLAN_TYPE_INNER) {
521 rx_req->ot_fst_vlan_type = rte_cpu_to_le_16(tpid);
522 rx_req->ot_sec_vlan_type = rte_cpu_to_le_16(tpid);
523 rx_req->in_fst_vlan_type = rte_cpu_to_le_16(tpid);
524 rx_req->in_sec_vlan_type = rte_cpu_to_le_16(tpid);
527 ret = hns3_cmd_send(hw, &desc, 1);
529 hns3_err(hw, "Send rxvlan protocol type command fail, ret =%d",
534 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_MAC_VLAN_INSERT, false);
536 tx_req = (struct hns3_tx_vlan_type_cfg_cmd *)desc.data;
537 tx_req->ot_vlan_type = rte_cpu_to_le_16(tpid);
538 tx_req->in_vlan_type = rte_cpu_to_le_16(tpid);
540 ret = hns3_cmd_send(hw, &desc, 1);
542 hns3_err(hw, "Send txvlan protocol type command fail, ret =%d",
548 hns3_vlan_tpid_set(struct rte_eth_dev *dev, enum rte_vlan_type vlan_type,
551 struct hns3_adapter *hns = dev->data->dev_private;
552 struct hns3_hw *hw = &hns->hw;
555 rte_spinlock_lock(&hw->lock);
556 ret = hns3_vlan_tpid_configure(hns, vlan_type, tpid);
557 rte_spinlock_unlock(&hw->lock);
562 hns3_set_vlan_rx_offload_cfg(struct hns3_adapter *hns,
563 struct hns3_rx_vtag_cfg *vcfg)
565 struct hns3_vport_vtag_rx_cfg_cmd *req;
566 struct hns3_hw *hw = &hns->hw;
567 struct hns3_cmd_desc desc;
572 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_VLAN_PORT_RX_CFG, false);
574 req = (struct hns3_vport_vtag_rx_cfg_cmd *)desc.data;
575 hns3_set_bit(req->vport_vlan_cfg, HNS3_REM_TAG1_EN_B,
576 vcfg->strip_tag1_en ? 1 : 0);
577 hns3_set_bit(req->vport_vlan_cfg, HNS3_REM_TAG2_EN_B,
578 vcfg->strip_tag2_en ? 1 : 0);
579 hns3_set_bit(req->vport_vlan_cfg, HNS3_SHOW_TAG1_EN_B,
580 vcfg->vlan1_vlan_prionly ? 1 : 0);
581 hns3_set_bit(req->vport_vlan_cfg, HNS3_SHOW_TAG2_EN_B,
582 vcfg->vlan2_vlan_prionly ? 1 : 0);
584 /* firmwall will ignore this configuration for PCI_REVISION_ID_HIP08 */
585 hns3_set_bit(req->vport_vlan_cfg, HNS3_DISCARD_TAG1_EN_B,
586 vcfg->strip_tag1_discard_en ? 1 : 0);
587 hns3_set_bit(req->vport_vlan_cfg, HNS3_DISCARD_TAG2_EN_B,
588 vcfg->strip_tag2_discard_en ? 1 : 0);
590 * In current version VF is not supported when PF is driven by DPDK
591 * driver, just need to configure parameters for PF vport.
593 vport_id = HNS3_PF_FUNC_ID;
594 req->vf_offset = vport_id / HNS3_VF_NUM_PER_CMD;
595 bitmap = 1 << (vport_id % HNS3_VF_NUM_PER_BYTE);
596 req->vf_bitmap[req->vf_offset] = bitmap;
598 ret = hns3_cmd_send(hw, &desc, 1);
600 hns3_err(hw, "Send port rxvlan cfg command fail, ret =%d", ret);
605 hns3_update_rx_offload_cfg(struct hns3_adapter *hns,
606 struct hns3_rx_vtag_cfg *vcfg)
608 struct hns3_pf *pf = &hns->pf;
609 memcpy(&pf->vtag_config.rx_vcfg, vcfg, sizeof(pf->vtag_config.rx_vcfg));
613 hns3_update_tx_offload_cfg(struct hns3_adapter *hns,
614 struct hns3_tx_vtag_cfg *vcfg)
616 struct hns3_pf *pf = &hns->pf;
617 memcpy(&pf->vtag_config.tx_vcfg, vcfg, sizeof(pf->vtag_config.tx_vcfg));
621 hns3_en_hw_strip_rxvtag(struct hns3_adapter *hns, bool enable)
623 struct hns3_rx_vtag_cfg rxvlan_cfg;
624 struct hns3_hw *hw = &hns->hw;
627 if (hw->port_base_vlan_cfg.state == HNS3_PORT_BASE_VLAN_DISABLE) {
628 rxvlan_cfg.strip_tag1_en = false;
629 rxvlan_cfg.strip_tag2_en = enable;
630 rxvlan_cfg.strip_tag2_discard_en = false;
632 rxvlan_cfg.strip_tag1_en = enable;
633 rxvlan_cfg.strip_tag2_en = true;
634 rxvlan_cfg.strip_tag2_discard_en = true;
637 rxvlan_cfg.strip_tag1_discard_en = false;
638 rxvlan_cfg.vlan1_vlan_prionly = false;
639 rxvlan_cfg.vlan2_vlan_prionly = false;
640 rxvlan_cfg.rx_vlan_offload_en = enable;
642 ret = hns3_set_vlan_rx_offload_cfg(hns, &rxvlan_cfg);
644 hns3_err(hw, "%s strip rx vtag failed, ret = %d.",
645 enable ? "enable" : "disable", ret);
649 hns3_update_rx_offload_cfg(hns, &rxvlan_cfg);
655 hns3_set_vlan_filter_ctrl(struct hns3_hw *hw, uint8_t vlan_type,
656 uint8_t fe_type, bool filter_en, uint8_t vf_id)
658 struct hns3_vlan_filter_ctrl_cmd *req;
659 struct hns3_cmd_desc desc;
662 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_VLAN_FILTER_CTRL, false);
664 req = (struct hns3_vlan_filter_ctrl_cmd *)desc.data;
665 req->vlan_type = vlan_type;
666 req->vlan_fe = filter_en ? fe_type : 0;
669 ret = hns3_cmd_send(hw, &desc, 1);
671 hns3_err(hw, "set vlan filter fail, ret =%d", ret);
677 hns3_vlan_filter_init(struct hns3_adapter *hns)
679 struct hns3_hw *hw = &hns->hw;
682 ret = hns3_set_vlan_filter_ctrl(hw, HNS3_FILTER_TYPE_VF,
683 HNS3_FILTER_FE_EGRESS, false,
686 hns3_err(hw, "failed to init vf vlan filter, ret = %d", ret);
690 ret = hns3_set_vlan_filter_ctrl(hw, HNS3_FILTER_TYPE_PORT,
691 HNS3_FILTER_FE_INGRESS, false,
694 hns3_err(hw, "failed to init port vlan filter, ret = %d", ret);
700 hns3_enable_vlan_filter(struct hns3_adapter *hns, bool enable)
702 struct hns3_hw *hw = &hns->hw;
705 ret = hns3_set_vlan_filter_ctrl(hw, HNS3_FILTER_TYPE_PORT,
706 HNS3_FILTER_FE_INGRESS, enable,
709 hns3_err(hw, "failed to %s port vlan filter, ret = %d",
710 enable ? "enable" : "disable", ret);
716 hns3_vlan_offload_set(struct rte_eth_dev *dev, int mask)
718 struct hns3_adapter *hns = dev->data->dev_private;
719 struct hns3_hw *hw = &hns->hw;
720 struct rte_eth_rxmode *rxmode;
721 unsigned int tmp_mask;
725 rte_spinlock_lock(&hw->lock);
726 rxmode = &dev->data->dev_conf.rxmode;
727 tmp_mask = (unsigned int)mask;
728 if (tmp_mask & RTE_ETH_VLAN_FILTER_MASK) {
729 /* ignore vlan filter configuration during promiscuous mode */
730 if (!dev->data->promiscuous) {
731 /* Enable or disable VLAN filter */
732 enable = rxmode->offloads & RTE_ETH_RX_OFFLOAD_VLAN_FILTER ?
735 ret = hns3_enable_vlan_filter(hns, enable);
737 rte_spinlock_unlock(&hw->lock);
738 hns3_err(hw, "failed to %s rx filter, ret = %d",
739 enable ? "enable" : "disable", ret);
745 if (tmp_mask & RTE_ETH_VLAN_STRIP_MASK) {
746 /* Enable or disable VLAN stripping */
747 enable = rxmode->offloads & RTE_ETH_RX_OFFLOAD_VLAN_STRIP ?
750 ret = hns3_en_hw_strip_rxvtag(hns, enable);
752 rte_spinlock_unlock(&hw->lock);
753 hns3_err(hw, "failed to %s rx strip, ret = %d",
754 enable ? "enable" : "disable", ret);
759 rte_spinlock_unlock(&hw->lock);
765 hns3_set_vlan_tx_offload_cfg(struct hns3_adapter *hns,
766 struct hns3_tx_vtag_cfg *vcfg)
768 struct hns3_vport_vtag_tx_cfg_cmd *req;
769 struct hns3_cmd_desc desc;
770 struct hns3_hw *hw = &hns->hw;
775 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_VLAN_PORT_TX_CFG, false);
777 req = (struct hns3_vport_vtag_tx_cfg_cmd *)desc.data;
778 req->def_vlan_tag1 = vcfg->default_tag1;
779 req->def_vlan_tag2 = vcfg->default_tag2;
780 hns3_set_bit(req->vport_vlan_cfg, HNS3_ACCEPT_TAG1_B,
781 vcfg->accept_tag1 ? 1 : 0);
782 hns3_set_bit(req->vport_vlan_cfg, HNS3_ACCEPT_UNTAG1_B,
783 vcfg->accept_untag1 ? 1 : 0);
784 hns3_set_bit(req->vport_vlan_cfg, HNS3_ACCEPT_TAG2_B,
785 vcfg->accept_tag2 ? 1 : 0);
786 hns3_set_bit(req->vport_vlan_cfg, HNS3_ACCEPT_UNTAG2_B,
787 vcfg->accept_untag2 ? 1 : 0);
788 hns3_set_bit(req->vport_vlan_cfg, HNS3_PORT_INS_TAG1_EN_B,
789 vcfg->insert_tag1_en ? 1 : 0);
790 hns3_set_bit(req->vport_vlan_cfg, HNS3_PORT_INS_TAG2_EN_B,
791 vcfg->insert_tag2_en ? 1 : 0);
792 hns3_set_bit(req->vport_vlan_cfg, HNS3_CFG_NIC_ROCE_SEL_B, 0);
794 /* firmwall will ignore this configuration for PCI_REVISION_ID_HIP08 */
795 hns3_set_bit(req->vport_vlan_cfg, HNS3_TAG_SHIFT_MODE_EN_B,
796 vcfg->tag_shift_mode_en ? 1 : 0);
799 * In current version VF is not supported when PF is driven by DPDK
800 * driver, just need to configure parameters for PF vport.
802 vport_id = HNS3_PF_FUNC_ID;
803 req->vf_offset = vport_id / HNS3_VF_NUM_PER_CMD;
804 bitmap = 1 << (vport_id % HNS3_VF_NUM_PER_BYTE);
805 req->vf_bitmap[req->vf_offset] = bitmap;
807 ret = hns3_cmd_send(hw, &desc, 1);
809 hns3_err(hw, "Send port txvlan cfg command fail, ret =%d", ret);
815 hns3_vlan_txvlan_cfg(struct hns3_adapter *hns, uint16_t port_base_vlan_state,
818 struct hns3_hw *hw = &hns->hw;
819 struct hns3_tx_vtag_cfg txvlan_cfg;
822 if (port_base_vlan_state == HNS3_PORT_BASE_VLAN_DISABLE) {
823 txvlan_cfg.accept_tag1 = true;
824 txvlan_cfg.insert_tag1_en = false;
825 txvlan_cfg.default_tag1 = 0;
827 txvlan_cfg.accept_tag1 =
828 hw->vlan_mode == HNS3_HW_SHIFT_AND_DISCARD_MODE;
829 txvlan_cfg.insert_tag1_en = true;
830 txvlan_cfg.default_tag1 = pvid;
833 txvlan_cfg.accept_untag1 = true;
834 txvlan_cfg.accept_tag2 = true;
835 txvlan_cfg.accept_untag2 = true;
836 txvlan_cfg.insert_tag2_en = false;
837 txvlan_cfg.default_tag2 = 0;
838 txvlan_cfg.tag_shift_mode_en = true;
840 ret = hns3_set_vlan_tx_offload_cfg(hns, &txvlan_cfg);
842 hns3_err(hw, "pf vlan set pvid failed, pvid =%u ,ret =%d", pvid,
847 hns3_update_tx_offload_cfg(hns, &txvlan_cfg);
853 hns3_rm_all_vlan_table(struct hns3_adapter *hns, bool is_del_list)
855 struct hns3_user_vlan_table *vlan_entry;
856 struct hns3_pf *pf = &hns->pf;
858 LIST_FOREACH(vlan_entry, &pf->vlan_list, next) {
859 if (vlan_entry->hd_tbl_status) {
860 hns3_set_port_vlan_filter(hns, vlan_entry->vlan_id, 0);
861 vlan_entry->hd_tbl_status = false;
866 vlan_entry = LIST_FIRST(&pf->vlan_list);
868 LIST_REMOVE(vlan_entry, next);
869 rte_free(vlan_entry);
870 vlan_entry = LIST_FIRST(&pf->vlan_list);
876 hns3_add_all_vlan_table(struct hns3_adapter *hns)
878 struct hns3_user_vlan_table *vlan_entry;
879 struct hns3_pf *pf = &hns->pf;
881 LIST_FOREACH(vlan_entry, &pf->vlan_list, next) {
882 if (!vlan_entry->hd_tbl_status) {
883 hns3_set_port_vlan_filter(hns, vlan_entry->vlan_id, 1);
884 vlan_entry->hd_tbl_status = true;
890 hns3_remove_all_vlan_table(struct hns3_adapter *hns)
892 struct hns3_hw *hw = &hns->hw;
895 hns3_rm_all_vlan_table(hns, true);
896 if (hw->port_base_vlan_cfg.pvid != HNS3_INVALID_PVID) {
897 ret = hns3_set_port_vlan_filter(hns,
898 hw->port_base_vlan_cfg.pvid, 0);
900 hns3_err(hw, "Failed to remove all vlan table, ret =%d",
908 hns3_update_vlan_filter_entries(struct hns3_adapter *hns,
909 uint16_t port_base_vlan_state, uint16_t new_pvid)
911 struct hns3_hw *hw = &hns->hw;
915 if (port_base_vlan_state == HNS3_PORT_BASE_VLAN_ENABLE) {
916 old_pvid = hw->port_base_vlan_cfg.pvid;
917 if (old_pvid != HNS3_INVALID_PVID) {
918 ret = hns3_set_port_vlan_filter(hns, old_pvid, 0);
920 hns3_err(hw, "failed to remove old pvid %u, "
921 "ret = %d", old_pvid, ret);
926 hns3_rm_all_vlan_table(hns, false);
927 ret = hns3_set_port_vlan_filter(hns, new_pvid, 1);
929 hns3_err(hw, "failed to add new pvid %u, ret = %d",
934 ret = hns3_set_port_vlan_filter(hns, new_pvid, 0);
936 hns3_err(hw, "failed to remove pvid %u, ret = %d",
941 hns3_add_all_vlan_table(hns);
947 hns3_en_pvid_strip(struct hns3_adapter *hns, int on)
949 struct hns3_rx_vtag_cfg *old_cfg = &hns->pf.vtag_config.rx_vcfg;
950 struct hns3_rx_vtag_cfg rx_vlan_cfg;
954 rx_strip_en = old_cfg->rx_vlan_offload_en;
956 rx_vlan_cfg.strip_tag1_en = rx_strip_en;
957 rx_vlan_cfg.strip_tag2_en = true;
958 rx_vlan_cfg.strip_tag2_discard_en = true;
960 rx_vlan_cfg.strip_tag1_en = false;
961 rx_vlan_cfg.strip_tag2_en = rx_strip_en;
962 rx_vlan_cfg.strip_tag2_discard_en = false;
964 rx_vlan_cfg.strip_tag1_discard_en = false;
965 rx_vlan_cfg.vlan1_vlan_prionly = false;
966 rx_vlan_cfg.vlan2_vlan_prionly = false;
967 rx_vlan_cfg.rx_vlan_offload_en = old_cfg->rx_vlan_offload_en;
969 ret = hns3_set_vlan_rx_offload_cfg(hns, &rx_vlan_cfg);
973 hns3_update_rx_offload_cfg(hns, &rx_vlan_cfg);
978 hns3_vlan_pvid_configure(struct hns3_adapter *hns, uint16_t pvid, int on)
980 struct hns3_hw *hw = &hns->hw;
981 uint16_t port_base_vlan_state;
984 if (on == 0 && pvid != hw->port_base_vlan_cfg.pvid) {
985 if (hw->port_base_vlan_cfg.pvid != HNS3_INVALID_PVID)
986 hns3_warn(hw, "Invalid operation! As current pvid set "
987 "is %u, disable pvid %u is invalid",
988 hw->port_base_vlan_cfg.pvid, pvid);
992 port_base_vlan_state = on ? HNS3_PORT_BASE_VLAN_ENABLE :
993 HNS3_PORT_BASE_VLAN_DISABLE;
994 ret = hns3_vlan_txvlan_cfg(hns, port_base_vlan_state, pvid);
996 hns3_err(hw, "failed to config tx vlan for pvid, ret = %d",
1001 ret = hns3_en_pvid_strip(hns, on);
1003 hns3_err(hw, "failed to config rx vlan strip for pvid, "
1005 goto pvid_vlan_strip_fail;
1008 if (pvid == HNS3_INVALID_PVID)
1010 ret = hns3_update_vlan_filter_entries(hns, port_base_vlan_state, pvid);
1012 hns3_err(hw, "failed to update vlan filter entries, ret = %d",
1014 goto vlan_filter_set_fail;
1018 hw->port_base_vlan_cfg.state = port_base_vlan_state;
1019 hw->port_base_vlan_cfg.pvid = on ? pvid : HNS3_INVALID_PVID;
1022 vlan_filter_set_fail:
1023 err = hns3_en_pvid_strip(hns, hw->port_base_vlan_cfg.state ==
1024 HNS3_PORT_BASE_VLAN_ENABLE);
1026 hns3_err(hw, "fail to rollback pvid strip, ret = %d", err);
1028 pvid_vlan_strip_fail:
1029 err = hns3_vlan_txvlan_cfg(hns, hw->port_base_vlan_cfg.state,
1030 hw->port_base_vlan_cfg.pvid);
1032 hns3_err(hw, "fail to rollback txvlan status, ret = %d", err);
1038 hns3_vlan_pvid_set(struct rte_eth_dev *dev, uint16_t pvid, int on)
1040 struct hns3_adapter *hns = dev->data->dev_private;
1041 struct hns3_hw *hw = &hns->hw;
1042 bool pvid_en_state_change;
1043 uint16_t pvid_state;
1046 if (pvid > RTE_ETHER_MAX_VLAN_ID) {
1047 hns3_err(hw, "Invalid vlan_id = %u > %d", pvid,
1048 RTE_ETHER_MAX_VLAN_ID);
1053 * If PVID configuration state change, should refresh the PVID
1054 * configuration state in struct hns3_tx_queue/hns3_rx_queue.
1056 pvid_state = hw->port_base_vlan_cfg.state;
1057 if ((on && pvid_state == HNS3_PORT_BASE_VLAN_ENABLE) ||
1058 (!on && pvid_state == HNS3_PORT_BASE_VLAN_DISABLE))
1059 pvid_en_state_change = false;
1061 pvid_en_state_change = true;
1063 rte_spinlock_lock(&hw->lock);
1064 ret = hns3_vlan_pvid_configure(hns, pvid, on);
1065 rte_spinlock_unlock(&hw->lock);
1069 * Only in HNS3_SW_SHIFT_AND_MODE the PVID related operation in Tx/Rx
1070 * need be processed by PMD driver.
1072 if (pvid_en_state_change &&
1073 hw->vlan_mode == HNS3_SW_SHIFT_AND_DISCARD_MODE)
1074 hns3_update_all_queues_pvid_proc_en(hw);
1080 hns3_default_vlan_config(struct hns3_adapter *hns)
1082 struct hns3_hw *hw = &hns->hw;
1086 * When vlan filter is enabled, hardware regards packets without vlan
1087 * as packets with vlan 0. Therefore, if vlan 0 is not in the vlan
1088 * table, packets without vlan won't be received. So, add vlan 0 as
1091 ret = hns3_vlan_filter_configure(hns, 0, 1);
1093 hns3_err(hw, "default vlan 0 config failed, ret =%d", ret);
1098 hns3_init_vlan_config(struct hns3_adapter *hns)
1100 struct hns3_hw *hw = &hns->hw;
1104 * This function can be called in the initialization and reset process,
1105 * when in reset process, it means that hardware had been reseted
1106 * successfully and we need to restore the hardware configuration to
1107 * ensure that the hardware configuration remains unchanged before and
1110 if (__atomic_load_n(&hw->reset.resetting, __ATOMIC_RELAXED) == 0) {
1111 hw->port_base_vlan_cfg.state = HNS3_PORT_BASE_VLAN_DISABLE;
1112 hw->port_base_vlan_cfg.pvid = HNS3_INVALID_PVID;
1115 ret = hns3_vlan_filter_init(hns);
1117 hns3_err(hw, "vlan init fail in pf, ret =%d", ret);
1121 ret = hns3_vlan_tpid_configure(hns, RTE_ETH_VLAN_TYPE_INNER,
1122 RTE_ETHER_TYPE_VLAN);
1124 hns3_err(hw, "tpid set fail in pf, ret =%d", ret);
1129 * When in the reinit dev stage of the reset process, the following
1130 * vlan-related configurations may differ from those at initialization,
1131 * we will restore configurations to hardware in hns3_restore_vlan_table
1132 * and hns3_restore_vlan_conf later.
1134 if (__atomic_load_n(&hw->reset.resetting, __ATOMIC_RELAXED) == 0) {
1135 ret = hns3_vlan_pvid_configure(hns, HNS3_INVALID_PVID, 0);
1137 hns3_err(hw, "pvid set fail in pf, ret =%d", ret);
1141 ret = hns3_en_hw_strip_rxvtag(hns, false);
1143 hns3_err(hw, "rx strip configure fail in pf, ret =%d",
1149 return hns3_default_vlan_config(hns);
1153 hns3_restore_vlan_conf(struct hns3_adapter *hns)
1155 struct hns3_pf *pf = &hns->pf;
1156 struct hns3_hw *hw = &hns->hw;
1161 if (!hw->data->promiscuous) {
1162 /* restore vlan filter states */
1163 offloads = hw->data->dev_conf.rxmode.offloads;
1164 enable = offloads & RTE_ETH_RX_OFFLOAD_VLAN_FILTER ? true : false;
1165 ret = hns3_enable_vlan_filter(hns, enable);
1167 hns3_err(hw, "failed to restore vlan rx filter conf, "
1173 ret = hns3_set_vlan_rx_offload_cfg(hns, &pf->vtag_config.rx_vcfg);
1175 hns3_err(hw, "failed to restore vlan rx conf, ret = %d", ret);
1179 ret = hns3_set_vlan_tx_offload_cfg(hns, &pf->vtag_config.tx_vcfg);
1181 hns3_err(hw, "failed to restore vlan tx conf, ret = %d", ret);
1187 hns3_dev_configure_vlan(struct rte_eth_dev *dev)
1189 struct hns3_adapter *hns = dev->data->dev_private;
1190 struct rte_eth_dev_data *data = dev->data;
1191 struct rte_eth_txmode *txmode;
1192 struct hns3_hw *hw = &hns->hw;
1196 txmode = &data->dev_conf.txmode;
1197 if (txmode->hw_vlan_reject_tagged || txmode->hw_vlan_reject_untagged)
1199 "hw_vlan_reject_tagged or hw_vlan_reject_untagged "
1200 "configuration is not supported! Ignore these two "
1201 "parameters: hw_vlan_reject_tagged(%u), "
1202 "hw_vlan_reject_untagged(%u)",
1203 txmode->hw_vlan_reject_tagged,
1204 txmode->hw_vlan_reject_untagged);
1206 /* Apply vlan offload setting */
1207 mask = RTE_ETH_VLAN_STRIP_MASK | RTE_ETH_VLAN_FILTER_MASK;
1208 ret = hns3_vlan_offload_set(dev, mask);
1210 hns3_err(hw, "dev config rx vlan offload failed, ret = %d",
1216 * If pvid config is not set in rte_eth_conf, driver needn't to set
1217 * VLAN pvid related configuration to hardware.
1219 if (txmode->pvid == 0 && txmode->hw_vlan_insert_pvid == 0)
1222 /* Apply pvid setting */
1223 ret = hns3_vlan_pvid_set(dev, txmode->pvid,
1224 txmode->hw_vlan_insert_pvid);
1226 hns3_err(hw, "dev config vlan pvid(%u) failed, ret = %d",
1233 hns3_config_tso(struct hns3_hw *hw, unsigned int tso_mss_min,
1234 unsigned int tso_mss_max)
1236 struct hns3_cfg_tso_status_cmd *req;
1237 struct hns3_cmd_desc desc;
1240 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_TSO_GENERIC_CONFIG, false);
1242 req = (struct hns3_cfg_tso_status_cmd *)desc.data;
1245 hns3_set_field(tso_mss, HNS3_TSO_MSS_MIN_M, HNS3_TSO_MSS_MIN_S,
1247 req->tso_mss_min = rte_cpu_to_le_16(tso_mss);
1250 hns3_set_field(tso_mss, HNS3_TSO_MSS_MIN_M, HNS3_TSO_MSS_MIN_S,
1252 req->tso_mss_max = rte_cpu_to_le_16(tso_mss);
1254 return hns3_cmd_send(hw, &desc, 1);
1258 hns3_set_umv_space(struct hns3_hw *hw, uint16_t space_size,
1259 uint16_t *allocated_size, bool is_alloc)
1261 struct hns3_umv_spc_alc_cmd *req;
1262 struct hns3_cmd_desc desc;
1265 req = (struct hns3_umv_spc_alc_cmd *)desc.data;
1266 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_MAC_VLAN_ALLOCATE, false);
1267 hns3_set_bit(req->allocate, HNS3_UMV_SPC_ALC_B, is_alloc ? 0 : 1);
1268 req->space_size = rte_cpu_to_le_32(space_size);
1270 ret = hns3_cmd_send(hw, &desc, 1);
1272 PMD_INIT_LOG(ERR, "%s umv space failed for cmd_send, ret =%d",
1273 is_alloc ? "allocate" : "free", ret);
1277 if (is_alloc && allocated_size)
1278 *allocated_size = rte_le_to_cpu_32(desc.data[1]);
1284 hns3_init_umv_space(struct hns3_hw *hw)
1286 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1287 struct hns3_pf *pf = &hns->pf;
1288 uint16_t allocated_size = 0;
1291 ret = hns3_set_umv_space(hw, pf->wanted_umv_size, &allocated_size,
1296 if (allocated_size < pf->wanted_umv_size)
1297 PMD_INIT_LOG(WARNING, "Alloc umv space failed, want %u, get %u",
1298 pf->wanted_umv_size, allocated_size);
1300 pf->max_umv_size = (!!allocated_size) ? allocated_size :
1301 pf->wanted_umv_size;
1302 pf->used_umv_size = 0;
1307 hns3_uninit_umv_space(struct hns3_hw *hw)
1309 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1310 struct hns3_pf *pf = &hns->pf;
1313 if (pf->max_umv_size == 0)
1316 ret = hns3_set_umv_space(hw, pf->max_umv_size, NULL, false);
1320 pf->max_umv_size = 0;
1326 hns3_is_umv_space_full(struct hns3_hw *hw)
1328 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1329 struct hns3_pf *pf = &hns->pf;
1332 is_full = (pf->used_umv_size >= pf->max_umv_size);
1338 hns3_update_umv_space(struct hns3_hw *hw, bool is_free)
1340 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1341 struct hns3_pf *pf = &hns->pf;
1344 if (pf->used_umv_size > 0)
1345 pf->used_umv_size--;
1347 pf->used_umv_size++;
1351 hns3_prepare_mac_addr(struct hns3_mac_vlan_tbl_entry_cmd *new_req,
1352 const uint8_t *addr, bool is_mc)
1354 const unsigned char *mac_addr = addr;
1355 uint32_t high_val = ((uint32_t)mac_addr[3] << 24) |
1356 ((uint32_t)mac_addr[2] << 16) |
1357 ((uint32_t)mac_addr[1] << 8) |
1358 (uint32_t)mac_addr[0];
1359 uint32_t low_val = ((uint32_t)mac_addr[5] << 8) | (uint32_t)mac_addr[4];
1361 hns3_set_bit(new_req->flags, HNS3_MAC_VLAN_BIT0_EN_B, 1);
1363 hns3_set_bit(new_req->entry_type, HNS3_MAC_VLAN_BIT0_EN_B, 0);
1364 hns3_set_bit(new_req->entry_type, HNS3_MAC_VLAN_BIT1_EN_B, 1);
1365 hns3_set_bit(new_req->mc_mac_en, HNS3_MAC_VLAN_BIT0_EN_B, 1);
1368 new_req->mac_addr_hi32 = rte_cpu_to_le_32(high_val);
1369 new_req->mac_addr_lo16 = rte_cpu_to_le_16(low_val & 0xffff);
1373 hns3_get_mac_vlan_cmd_status(struct hns3_hw *hw, uint16_t cmdq_resp,
1375 enum hns3_mac_vlan_tbl_opcode op)
1378 hns3_err(hw, "cmdq execute failed for get_mac_vlan_cmd_status,status=%u",
1383 if (op == HNS3_MAC_VLAN_ADD) {
1384 if (resp_code == 0 || resp_code == 1) {
1386 } else if (resp_code == HNS3_ADD_UC_OVERFLOW) {
1387 hns3_err(hw, "add mac addr failed for uc_overflow");
1389 } else if (resp_code == HNS3_ADD_MC_OVERFLOW) {
1390 hns3_err(hw, "add mac addr failed for mc_overflow");
1394 hns3_err(hw, "add mac addr failed for undefined, code=%u",
1397 } else if (op == HNS3_MAC_VLAN_REMOVE) {
1398 if (resp_code == 0) {
1400 } else if (resp_code == 1) {
1401 hns3_dbg(hw, "remove mac addr failed for miss");
1405 hns3_err(hw, "remove mac addr failed for undefined, code=%u",
1408 } else if (op == HNS3_MAC_VLAN_LKUP) {
1409 if (resp_code == 0) {
1411 } else if (resp_code == 1) {
1412 hns3_dbg(hw, "lookup mac addr failed for miss");
1416 hns3_err(hw, "lookup mac addr failed for undefined, code=%u",
1421 hns3_err(hw, "unknown opcode for get_mac_vlan_cmd_status, opcode=%u",
1428 hns3_lookup_mac_vlan_tbl(struct hns3_hw *hw,
1429 struct hns3_mac_vlan_tbl_entry_cmd *req,
1430 struct hns3_cmd_desc *desc, uint8_t desc_num)
1437 if (desc_num == HNS3_MC_MAC_VLAN_OPS_DESC_NUM) {
1438 for (i = 0; i < desc_num - 1; i++) {
1439 hns3_cmd_setup_basic_desc(&desc[i],
1440 HNS3_OPC_MAC_VLAN_ADD, true);
1441 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
1443 memcpy(desc[i].data, req,
1444 sizeof(struct hns3_mac_vlan_tbl_entry_cmd));
1446 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_MAC_VLAN_ADD,
1449 hns3_cmd_setup_basic_desc(&desc[0], HNS3_OPC_MAC_VLAN_ADD,
1451 memcpy(desc[0].data, req,
1452 sizeof(struct hns3_mac_vlan_tbl_entry_cmd));
1454 ret = hns3_cmd_send(hw, desc, desc_num);
1456 hns3_err(hw, "lookup mac addr failed for cmd_send, ret =%d.",
1460 resp_code = (rte_le_to_cpu_32(desc[0].data[0]) >> 8) & 0xff;
1461 retval = rte_le_to_cpu_16(desc[0].retval);
1463 return hns3_get_mac_vlan_cmd_status(hw, retval, resp_code,
1464 HNS3_MAC_VLAN_LKUP);
1468 hns3_add_mac_vlan_tbl(struct hns3_hw *hw,
1469 struct hns3_mac_vlan_tbl_entry_cmd *req,
1470 struct hns3_cmd_desc *desc, uint8_t desc_num)
1478 if (desc_num == HNS3_UC_MAC_VLAN_OPS_DESC_NUM) {
1479 hns3_cmd_setup_basic_desc(desc, HNS3_OPC_MAC_VLAN_ADD, false);
1480 memcpy(desc->data, req,
1481 sizeof(struct hns3_mac_vlan_tbl_entry_cmd));
1482 ret = hns3_cmd_send(hw, desc, desc_num);
1483 resp_code = (rte_le_to_cpu_32(desc->data[0]) >> 8) & 0xff;
1484 retval = rte_le_to_cpu_16(desc->retval);
1486 cfg_status = hns3_get_mac_vlan_cmd_status(hw, retval, resp_code,
1489 for (i = 0; i < desc_num; i++) {
1490 hns3_cmd_reuse_desc(&desc[i], false);
1491 if (i == desc_num - 1)
1493 rte_cpu_to_le_16(~HNS3_CMD_FLAG_NEXT);
1496 rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
1498 memcpy(desc[0].data, req,
1499 sizeof(struct hns3_mac_vlan_tbl_entry_cmd));
1501 ret = hns3_cmd_send(hw, desc, desc_num);
1502 resp_code = (rte_le_to_cpu_32(desc[0].data[0]) >> 8) & 0xff;
1503 retval = rte_le_to_cpu_16(desc[0].retval);
1505 cfg_status = hns3_get_mac_vlan_cmd_status(hw, retval, resp_code,
1510 hns3_err(hw, "add mac addr failed for cmd_send, ret =%d", ret);
1518 hns3_remove_mac_vlan_tbl(struct hns3_hw *hw,
1519 struct hns3_mac_vlan_tbl_entry_cmd *req)
1521 struct hns3_cmd_desc desc;
1526 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_MAC_VLAN_REMOVE, false);
1528 memcpy(desc.data, req, sizeof(struct hns3_mac_vlan_tbl_entry_cmd));
1530 ret = hns3_cmd_send(hw, &desc, 1);
1532 hns3_err(hw, "del mac addr failed for cmd_send, ret =%d", ret);
1535 resp_code = (rte_le_to_cpu_32(desc.data[0]) >> 8) & 0xff;
1536 retval = rte_le_to_cpu_16(desc.retval);
1538 return hns3_get_mac_vlan_cmd_status(hw, retval, resp_code,
1539 HNS3_MAC_VLAN_REMOVE);
1543 hns3_add_uc_mac_addr(struct hns3_hw *hw, struct rte_ether_addr *mac_addr)
1545 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1546 struct hns3_mac_vlan_tbl_entry_cmd req;
1547 struct hns3_pf *pf = &hns->pf;
1548 struct hns3_cmd_desc desc;
1549 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1550 uint16_t egress_port = 0;
1554 /* check if mac addr is valid */
1555 if (!rte_is_valid_assigned_ether_addr(mac_addr)) {
1556 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1558 hns3_err(hw, "Add unicast mac addr err! addr(%s) invalid",
1563 memset(&req, 0, sizeof(req));
1566 * In current version VF is not supported when PF is driven by DPDK
1567 * driver, just need to configure parameters for PF vport.
1569 vf_id = HNS3_PF_FUNC_ID;
1570 hns3_set_field(egress_port, HNS3_MAC_EPORT_VFID_M,
1571 HNS3_MAC_EPORT_VFID_S, vf_id);
1573 req.egress_port = rte_cpu_to_le_16(egress_port);
1575 hns3_prepare_mac_addr(&req, mac_addr->addr_bytes, false);
1578 * Lookup the mac address in the mac_vlan table, and add
1579 * it if the entry is inexistent. Repeated unicast entry
1580 * is not allowed in the mac vlan table.
1582 ret = hns3_lookup_mac_vlan_tbl(hw, &req, &desc,
1583 HNS3_UC_MAC_VLAN_OPS_DESC_NUM);
1584 if (ret == -ENOENT) {
1585 if (!hns3_is_umv_space_full(hw)) {
1586 ret = hns3_add_mac_vlan_tbl(hw, &req, &desc,
1587 HNS3_UC_MAC_VLAN_OPS_DESC_NUM);
1589 hns3_update_umv_space(hw, false);
1593 hns3_err(hw, "UC MAC table full(%u)", pf->used_umv_size);
1598 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE, mac_addr);
1600 /* check if we just hit the duplicate */
1602 hns3_dbg(hw, "mac addr(%s) has been in the MAC table", mac_str);
1606 hns3_err(hw, "PF failed to add unicast entry(%s) in the MAC table",
1613 hns3_find_duplicate_mc_addr(struct hns3_hw *hw, struct rte_ether_addr *mc_addr)
1615 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1616 struct rte_ether_addr *addr;
1619 for (i = 0; i < hw->mc_addrs_num; i++) {
1620 addr = &hw->mc_addrs[i];
1621 /* Check if there are duplicate addresses in mc_addrs[] */
1622 if (rte_is_same_ether_addr(addr, mc_addr)) {
1623 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1625 hns3_err(hw, "failed to add mc mac addr, same addrs"
1626 "(%s) is added by the set_mc_mac_addr_list "
1636 hns3_add_mac_addr(struct rte_eth_dev *dev, struct rte_ether_addr *mac_addr,
1637 __rte_unused uint32_t idx, __rte_unused uint32_t pool)
1639 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1640 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1643 rte_spinlock_lock(&hw->lock);
1646 * In hns3 network engine adding UC and MC mac address with different
1647 * commands with firmware. We need to determine whether the input
1648 * address is a UC or a MC address to call different commands.
1649 * By the way, it is recommended calling the API function named
1650 * rte_eth_dev_set_mc_addr_list to set the MC mac address, because
1651 * using the rte_eth_dev_mac_addr_add API function to set MC mac address
1652 * may affect the specifications of UC mac addresses.
1654 if (rte_is_multicast_ether_addr(mac_addr)) {
1655 if (hns3_find_duplicate_mc_addr(hw, mac_addr)) {
1656 rte_spinlock_unlock(&hw->lock);
1659 ret = hw->ops.add_mc_mac_addr(hw, mac_addr);
1661 ret = hw->ops.add_uc_mac_addr(hw, mac_addr);
1663 rte_spinlock_unlock(&hw->lock);
1665 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1667 hns3_err(hw, "failed to add mac addr(%s), ret = %d", mac_str,
1675 hns3_remove_uc_mac_addr(struct hns3_hw *hw, struct rte_ether_addr *mac_addr)
1677 struct hns3_mac_vlan_tbl_entry_cmd req;
1678 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1681 /* check if mac addr is valid */
1682 if (!rte_is_valid_assigned_ether_addr(mac_addr)) {
1683 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1685 hns3_err(hw, "remove unicast mac addr err! addr(%s) invalid",
1690 memset(&req, 0, sizeof(req));
1691 hns3_set_bit(req.entry_type, HNS3_MAC_VLAN_BIT0_EN_B, 0);
1692 hns3_prepare_mac_addr(&req, mac_addr->addr_bytes, false);
1693 ret = hns3_remove_mac_vlan_tbl(hw, &req);
1694 if (ret == -ENOENT) /* mac addr isn't existent in the mac vlan table. */
1697 hns3_update_umv_space(hw, true);
1703 hns3_remove_mac_addr(struct rte_eth_dev *dev, uint32_t idx)
1705 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1706 /* index will be checked by upper level rte interface */
1707 struct rte_ether_addr *mac_addr = &dev->data->mac_addrs[idx];
1708 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1711 rte_spinlock_lock(&hw->lock);
1713 if (rte_is_multicast_ether_addr(mac_addr))
1714 ret = hw->ops.del_mc_mac_addr(hw, mac_addr);
1716 ret = hw->ops.del_uc_mac_addr(hw, mac_addr);
1717 rte_spinlock_unlock(&hw->lock);
1719 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1721 hns3_err(hw, "failed to remove mac addr(%s), ret = %d", mac_str,
1727 hns3_set_default_mac_addr(struct rte_eth_dev *dev,
1728 struct rte_ether_addr *mac_addr)
1730 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1731 struct rte_ether_addr *oaddr;
1732 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1735 rte_spinlock_lock(&hw->lock);
1736 oaddr = (struct rte_ether_addr *)hw->mac.mac_addr;
1737 ret = hw->ops.del_uc_mac_addr(hw, oaddr);
1739 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1741 hns3_warn(hw, "Remove old uc mac address(%s) fail: %d",
1744 rte_spinlock_unlock(&hw->lock);
1748 ret = hw->ops.add_uc_mac_addr(hw, mac_addr);
1750 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1752 hns3_err(hw, "Failed to set mac addr(%s): %d", mac_str, ret);
1753 goto err_add_uc_addr;
1756 ret = hns3_pause_addr_cfg(hw, mac_addr->addr_bytes);
1758 hns3_err(hw, "Failed to configure mac pause address: %d", ret);
1759 goto err_pause_addr_cfg;
1762 rte_ether_addr_copy(mac_addr,
1763 (struct rte_ether_addr *)hw->mac.mac_addr);
1764 rte_spinlock_unlock(&hw->lock);
1769 ret_val = hw->ops.del_uc_mac_addr(hw, mac_addr);
1771 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1774 "Failed to roll back to del setted mac addr(%s): %d",
1779 ret_val = hw->ops.add_uc_mac_addr(hw, oaddr);
1781 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE, oaddr);
1782 hns3_warn(hw, "Failed to restore old uc mac addr(%s): %d",
1785 rte_spinlock_unlock(&hw->lock);
1791 hns3_configure_all_mac_addr(struct hns3_adapter *hns, bool del)
1793 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1794 struct hns3_hw *hw = &hns->hw;
1795 struct hns3_hw_ops *ops = &hw->ops;
1796 struct rte_ether_addr *addr;
1797 uint16_t mac_addrs_capa;
1802 hns->is_vf ? HNS3_VF_UC_MACADDR_NUM : HNS3_UC_MACADDR_NUM;
1803 for (i = 0; i < mac_addrs_capa; i++) {
1804 addr = &hw->data->mac_addrs[i];
1805 if (rte_is_zero_ether_addr(addr))
1807 if (rte_is_multicast_ether_addr(addr))
1808 ret = del ? ops->del_mc_mac_addr(hw, addr) :
1809 ops->add_mc_mac_addr(hw, addr);
1811 ret = del ? ops->del_uc_mac_addr(hw, addr) :
1812 ops->add_uc_mac_addr(hw, addr);
1815 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1817 hns3_err(hw, "failed to %s mac addr(%s) index:%d ret = %d.",
1818 del ? "remove" : "restore", mac_str, i, ret);
1826 hns3_update_desc_vfid(struct hns3_cmd_desc *desc, uint8_t vfid, bool clr)
1828 #define HNS3_VF_NUM_IN_FIRST_DESC 192
1832 if (vfid < HNS3_VF_NUM_IN_FIRST_DESC) {
1833 word_num = vfid / 32;
1834 bit_num = vfid % 32;
1836 desc[1].data[word_num] &=
1837 rte_cpu_to_le_32(~(1UL << bit_num));
1839 desc[1].data[word_num] |=
1840 rte_cpu_to_le_32(1UL << bit_num);
1842 word_num = (vfid - HNS3_VF_NUM_IN_FIRST_DESC) / 32;
1843 bit_num = vfid % 32;
1845 desc[2].data[word_num] &=
1846 rte_cpu_to_le_32(~(1UL << bit_num));
1848 desc[2].data[word_num] |=
1849 rte_cpu_to_le_32(1UL << bit_num);
1854 hns3_add_mc_mac_addr(struct hns3_hw *hw, struct rte_ether_addr *mac_addr)
1856 struct hns3_cmd_desc desc[HNS3_MC_MAC_VLAN_OPS_DESC_NUM];
1857 struct hns3_mac_vlan_tbl_entry_cmd req;
1858 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1862 /* Check if mac addr is valid */
1863 if (!rte_is_multicast_ether_addr(mac_addr)) {
1864 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1866 hns3_err(hw, "failed to add mc mac addr, addr(%s) invalid",
1871 memset(&req, 0, sizeof(req));
1872 hns3_set_bit(req.entry_type, HNS3_MAC_VLAN_BIT0_EN_B, 0);
1873 hns3_prepare_mac_addr(&req, mac_addr->addr_bytes, true);
1874 ret = hns3_lookup_mac_vlan_tbl(hw, &req, desc,
1875 HNS3_MC_MAC_VLAN_OPS_DESC_NUM);
1877 /* This mac addr do not exist, add new entry for it */
1878 memset(desc[0].data, 0, sizeof(desc[0].data));
1879 memset(desc[1].data, 0, sizeof(desc[0].data));
1880 memset(desc[2].data, 0, sizeof(desc[0].data));
1884 * In current version VF is not supported when PF is driven by DPDK
1885 * driver, just need to configure parameters for PF vport.
1887 vf_id = HNS3_PF_FUNC_ID;
1888 hns3_update_desc_vfid(desc, vf_id, false);
1889 ret = hns3_add_mac_vlan_tbl(hw, &req, desc,
1890 HNS3_MC_MAC_VLAN_OPS_DESC_NUM);
1893 hns3_err(hw, "mc mac vlan table is full");
1894 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1896 hns3_err(hw, "failed to add mc mac addr(%s): %d", mac_str, ret);
1903 hns3_remove_mc_mac_addr(struct hns3_hw *hw, struct rte_ether_addr *mac_addr)
1905 struct hns3_mac_vlan_tbl_entry_cmd req;
1906 struct hns3_cmd_desc desc[3];
1907 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1911 /* Check if mac addr is valid */
1912 if (!rte_is_multicast_ether_addr(mac_addr)) {
1913 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1915 hns3_err(hw, "Failed to rm mc mac addr, addr(%s) invalid",
1920 memset(&req, 0, sizeof(req));
1921 hns3_set_bit(req.entry_type, HNS3_MAC_VLAN_BIT0_EN_B, 0);
1922 hns3_prepare_mac_addr(&req, mac_addr->addr_bytes, true);
1923 ret = hns3_lookup_mac_vlan_tbl(hw, &req, desc,
1924 HNS3_MC_MAC_VLAN_OPS_DESC_NUM);
1927 * This mac addr exist, remove this handle's VFID for it.
1928 * In current version VF is not supported when PF is driven by
1929 * DPDK driver, just need to configure parameters for PF vport.
1931 vf_id = HNS3_PF_FUNC_ID;
1932 hns3_update_desc_vfid(desc, vf_id, true);
1934 /* All the vfid is zero, so need to delete this entry */
1935 ret = hns3_remove_mac_vlan_tbl(hw, &req);
1936 } else if (ret == -ENOENT) {
1937 /* This mac addr doesn't exist. */
1942 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1944 hns3_err(hw, "Failed to rm mc mac addr(%s): %d", mac_str, ret);
1951 hns3_set_mc_addr_chk_param(struct hns3_hw *hw,
1952 struct rte_ether_addr *mc_addr_set,
1953 uint32_t nb_mc_addr)
1955 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
1956 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
1957 struct rte_ether_addr *addr;
1958 uint16_t mac_addrs_capa;
1962 if (nb_mc_addr > HNS3_MC_MACADDR_NUM) {
1963 hns3_err(hw, "failed to set mc mac addr, nb_mc_addr(%u) "
1964 "invalid. valid range: 0~%d",
1965 nb_mc_addr, HNS3_MC_MACADDR_NUM);
1969 /* Check if input mac addresses are valid */
1970 for (i = 0; i < nb_mc_addr; i++) {
1971 addr = &mc_addr_set[i];
1972 if (!rte_is_multicast_ether_addr(addr)) {
1973 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
1976 "failed to set mc mac addr, addr(%s) invalid.",
1981 /* Check if there are duplicate addresses */
1982 for (j = i + 1; j < nb_mc_addr; j++) {
1983 if (rte_is_same_ether_addr(addr, &mc_addr_set[j])) {
1984 hns3_ether_format_addr(mac_str,
1985 RTE_ETHER_ADDR_FMT_SIZE,
1987 hns3_err(hw, "failed to set mc mac addr, "
1988 "addrs invalid. two same addrs(%s).",
1995 * Check if there are duplicate addresses between mac_addrs
1998 mac_addrs_capa = hns->is_vf ? HNS3_VF_UC_MACADDR_NUM :
1999 HNS3_UC_MACADDR_NUM;
2000 for (j = 0; j < mac_addrs_capa; j++) {
2001 if (rte_is_same_ether_addr(addr,
2002 &hw->data->mac_addrs[j])) {
2003 hns3_ether_format_addr(mac_str,
2004 RTE_ETHER_ADDR_FMT_SIZE,
2006 hns3_err(hw, "failed to set mc mac addr, "
2007 "addrs invalid. addrs(%s) has already "
2008 "configured in mac_addr add API",
2019 hns3_set_mc_mac_addr_list(struct rte_eth_dev *dev,
2020 struct rte_ether_addr *mc_addr_set,
2021 uint32_t nb_mc_addr)
2023 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2024 struct rte_ether_addr *addr;
2031 /* Check if input parameters are valid */
2032 ret = hns3_set_mc_addr_chk_param(hw, mc_addr_set, nb_mc_addr);
2036 rte_spinlock_lock(&hw->lock);
2037 cur_addr_num = hw->mc_addrs_num;
2038 for (i = 0; i < cur_addr_num; i++) {
2039 num = cur_addr_num - i - 1;
2040 addr = &hw->mc_addrs[num];
2041 ret = hw->ops.del_mc_mac_addr(hw, addr);
2043 rte_spinlock_unlock(&hw->lock);
2050 set_addr_num = (int)nb_mc_addr;
2051 for (i = 0; i < set_addr_num; i++) {
2052 addr = &mc_addr_set[i];
2053 ret = hw->ops.add_mc_mac_addr(hw, addr);
2055 rte_spinlock_unlock(&hw->lock);
2059 rte_ether_addr_copy(addr, &hw->mc_addrs[hw->mc_addrs_num]);
2062 rte_spinlock_unlock(&hw->lock);
2068 hns3_configure_all_mc_mac_addr(struct hns3_adapter *hns, bool del)
2070 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
2071 struct hns3_hw *hw = &hns->hw;
2072 struct rte_ether_addr *addr;
2076 for (i = 0; i < hw->mc_addrs_num; i++) {
2077 addr = &hw->mc_addrs[i];
2078 if (!rte_is_multicast_ether_addr(addr))
2081 ret = hw->ops.del_mc_mac_addr(hw, addr);
2083 ret = hw->ops.add_mc_mac_addr(hw, addr);
2085 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
2087 hns3_dbg(hw, "failed to %s mc mac addr: %s ret = %d",
2088 del ? "Remove" : "Restore", mac_str, ret);
2095 hns3_check_mq_mode(struct rte_eth_dev *dev)
2097 enum rte_eth_rx_mq_mode rx_mq_mode = dev->data->dev_conf.rxmode.mq_mode;
2098 enum rte_eth_tx_mq_mode tx_mq_mode = dev->data->dev_conf.txmode.mq_mode;
2099 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2100 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(dev->data->dev_private);
2101 struct rte_eth_dcb_rx_conf *dcb_rx_conf;
2102 struct rte_eth_dcb_tx_conf *dcb_tx_conf;
2107 if ((rx_mq_mode & RTE_ETH_MQ_RX_VMDQ_FLAG) ||
2108 (tx_mq_mode == RTE_ETH_MQ_TX_VMDQ_DCB ||
2109 tx_mq_mode == RTE_ETH_MQ_TX_VMDQ_ONLY)) {
2110 hns3_err(hw, "VMDQ is not supported, rx_mq_mode = %d, tx_mq_mode = %d.",
2111 rx_mq_mode, tx_mq_mode);
2115 dcb_rx_conf = &dev->data->dev_conf.rx_adv_conf.dcb_rx_conf;
2116 dcb_tx_conf = &dev->data->dev_conf.tx_adv_conf.dcb_tx_conf;
2117 if (rx_mq_mode & RTE_ETH_MQ_RX_DCB_FLAG) {
2118 if (dcb_rx_conf->nb_tcs > pf->tc_max) {
2119 hns3_err(hw, "nb_tcs(%u) > max_tc(%u) driver supported.",
2120 dcb_rx_conf->nb_tcs, pf->tc_max);
2124 if (!(dcb_rx_conf->nb_tcs == HNS3_4_TCS ||
2125 dcb_rx_conf->nb_tcs == HNS3_8_TCS)) {
2126 hns3_err(hw, "on RTE_ETH_MQ_RX_DCB_RSS mode, "
2127 "nb_tcs(%d) != %d or %d in rx direction.",
2128 dcb_rx_conf->nb_tcs, HNS3_4_TCS, HNS3_8_TCS);
2132 if (dcb_rx_conf->nb_tcs != dcb_tx_conf->nb_tcs) {
2133 hns3_err(hw, "num_tcs(%d) of tx is not equal to rx(%d)",
2134 dcb_tx_conf->nb_tcs, dcb_rx_conf->nb_tcs);
2138 for (i = 0; i < HNS3_MAX_USER_PRIO; i++) {
2139 if (dcb_rx_conf->dcb_tc[i] != dcb_tx_conf->dcb_tc[i]) {
2140 hns3_err(hw, "dcb_tc[%d] = %u in rx direction, "
2141 "is not equal to one in tx direction.",
2142 i, dcb_rx_conf->dcb_tc[i]);
2145 if (dcb_rx_conf->dcb_tc[i] > max_tc)
2146 max_tc = dcb_rx_conf->dcb_tc[i];
2149 num_tc = max_tc + 1;
2150 if (num_tc > dcb_rx_conf->nb_tcs) {
2151 hns3_err(hw, "max num_tc(%u) mapped > nb_tcs(%u)",
2152 num_tc, dcb_rx_conf->nb_tcs);
2161 hns3_bind_ring_with_vector(struct hns3_hw *hw, uint16_t vector_id, bool en,
2162 enum hns3_ring_type queue_type, uint16_t queue_id)
2164 struct hns3_cmd_desc desc;
2165 struct hns3_ctrl_vector_chain_cmd *req =
2166 (struct hns3_ctrl_vector_chain_cmd *)desc.data;
2167 enum hns3_opcode_type op;
2168 uint16_t tqp_type_and_id = 0;
2173 op = en ? HNS3_OPC_ADD_RING_TO_VECTOR : HNS3_OPC_DEL_RING_TO_VECTOR;
2174 hns3_cmd_setup_basic_desc(&desc, op, false);
2175 req->int_vector_id = hns3_get_field(vector_id, HNS3_TQP_INT_ID_L_M,
2176 HNS3_TQP_INT_ID_L_S);
2177 req->int_vector_id_h = hns3_get_field(vector_id, HNS3_TQP_INT_ID_H_M,
2178 HNS3_TQP_INT_ID_H_S);
2180 if (queue_type == HNS3_RING_TYPE_RX)
2181 gl = HNS3_RING_GL_RX;
2183 gl = HNS3_RING_GL_TX;
2187 hns3_set_field(tqp_type_and_id, HNS3_INT_TYPE_M, HNS3_INT_TYPE_S,
2189 hns3_set_field(tqp_type_and_id, HNS3_TQP_ID_M, HNS3_TQP_ID_S, queue_id);
2190 hns3_set_field(tqp_type_and_id, HNS3_INT_GL_IDX_M, HNS3_INT_GL_IDX_S,
2192 req->tqp_type_and_id[0] = rte_cpu_to_le_16(tqp_type_and_id);
2193 req->int_cause_num = 1;
2194 ret = hns3_cmd_send(hw, &desc, 1);
2196 hns3_err(hw, "%s TQP %u fail, vector_id = %u, ret = %d.",
2197 en ? "Map" : "Unmap", queue_id, vector_id, ret);
2205 hns3_init_ring_with_vector(struct hns3_hw *hw)
2212 * In hns3 network engine, vector 0 is always the misc interrupt of this
2213 * function, vector 1~N can be used respectively for the queues of the
2214 * function. Tx and Rx queues with the same number share the interrupt
2215 * vector. In the initialization clearing the all hardware mapping
2216 * relationship configurations between queues and interrupt vectors is
2217 * needed, so some error caused by the residual configurations, such as
2218 * the unexpected Tx interrupt, can be avoid.
2220 vec = hw->num_msi - 1; /* vector 0 for misc interrupt, not for queue */
2221 if (hw->intr.mapping_mode == HNS3_INTR_MAPPING_VEC_RSV_ONE)
2222 vec = vec - 1; /* the last interrupt is reserved */
2223 hw->intr_tqps_num = RTE_MIN(vec, hw->tqps_num);
2224 for (i = 0; i < hw->intr_tqps_num; i++) {
2226 * Set gap limiter/rate limiter/quanity limiter algorithm
2227 * configuration for interrupt coalesce of queue's interrupt.
2229 hns3_set_queue_intr_gl(hw, i, HNS3_RING_GL_RX,
2230 HNS3_TQP_INTR_GL_DEFAULT);
2231 hns3_set_queue_intr_gl(hw, i, HNS3_RING_GL_TX,
2232 HNS3_TQP_INTR_GL_DEFAULT);
2233 hns3_set_queue_intr_rl(hw, i, HNS3_TQP_INTR_RL_DEFAULT);
2235 * QL(quantity limiter) is not used currently, just set 0 to
2238 hns3_set_queue_intr_ql(hw, i, HNS3_TQP_INTR_QL_DEFAULT);
2240 ret = hns3_bind_ring_with_vector(hw, vec, false,
2241 HNS3_RING_TYPE_TX, i);
2243 PMD_INIT_LOG(ERR, "PF fail to unbind TX ring(%d) with "
2244 "vector: %u, ret=%d", i, vec, ret);
2248 ret = hns3_bind_ring_with_vector(hw, vec, false,
2249 HNS3_RING_TYPE_RX, i);
2251 PMD_INIT_LOG(ERR, "PF fail to unbind RX ring(%d) with "
2252 "vector: %u, ret=%d", i, vec, ret);
2261 hns3_setup_dcb(struct rte_eth_dev *dev)
2263 struct hns3_adapter *hns = dev->data->dev_private;
2264 struct hns3_hw *hw = &hns->hw;
2267 if (!hns3_dev_get_support(hw, DCB)) {
2268 hns3_err(hw, "this port does not support dcb configurations.");
2272 if (hw->current_fc_status == HNS3_FC_STATUS_MAC_PAUSE) {
2273 hns3_err(hw, "MAC pause enabled, cannot config dcb info.");
2277 ret = hns3_dcb_configure(hns);
2279 hns3_err(hw, "failed to config dcb: %d", ret);
2285 hns3_check_link_speed(struct hns3_hw *hw, uint32_t link_speeds)
2290 * Some hardware doesn't support auto-negotiation, but users may not
2291 * configure link_speeds (default 0), which means auto-negotiation.
2292 * In this case, it should return success.
2294 if (link_speeds == RTE_ETH_LINK_SPEED_AUTONEG &&
2295 hw->mac.support_autoneg == 0)
2298 if (link_speeds != RTE_ETH_LINK_SPEED_AUTONEG) {
2299 ret = hns3_check_port_speed(hw, link_speeds);
2308 hns3_check_dev_conf(struct rte_eth_dev *dev)
2310 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2311 struct rte_eth_conf *conf = &dev->data->dev_conf;
2314 ret = hns3_check_mq_mode(dev);
2318 return hns3_check_link_speed(hw, conf->link_speeds);
2322 hns3_dev_configure(struct rte_eth_dev *dev)
2324 struct hns3_adapter *hns = dev->data->dev_private;
2325 struct rte_eth_conf *conf = &dev->data->dev_conf;
2326 enum rte_eth_rx_mq_mode mq_mode = conf->rxmode.mq_mode;
2327 struct hns3_hw *hw = &hns->hw;
2328 uint16_t nb_rx_q = dev->data->nb_rx_queues;
2329 uint16_t nb_tx_q = dev->data->nb_tx_queues;
2330 struct rte_eth_rss_conf rss_conf;
2334 hw->cfg_max_queues = RTE_MAX(nb_rx_q, nb_tx_q);
2337 * Some versions of hardware network engine does not support
2338 * individually enable/disable/reset the Tx or Rx queue. These devices
2339 * must enable/disable/reset Tx and Rx queues at the same time. When the
2340 * numbers of Tx queues allocated by upper applications are not equal to
2341 * the numbers of Rx queues, driver needs to setup fake Tx or Rx queues
2342 * to adjust numbers of Tx/Rx queues. otherwise, network engine can not
2343 * work as usual. But these fake queues are imperceptible, and can not
2344 * be used by upper applications.
2346 ret = hns3_set_fake_rx_or_tx_queues(dev, nb_rx_q, nb_tx_q);
2348 hns3_err(hw, "fail to set Rx/Tx fake queues, ret = %d.", ret);
2349 hw->cfg_max_queues = 0;
2353 hw->adapter_state = HNS3_NIC_CONFIGURING;
2354 ret = hns3_check_dev_conf(dev);
2358 if ((uint32_t)mq_mode & RTE_ETH_MQ_RX_DCB_FLAG) {
2359 ret = hns3_setup_dcb(dev);
2364 /* When RSS is not configured, redirect the packet queue 0 */
2365 if ((uint32_t)mq_mode & RTE_ETH_MQ_RX_RSS_FLAG) {
2366 conf->rxmode.offloads |= RTE_ETH_RX_OFFLOAD_RSS_HASH;
2367 rss_conf = conf->rx_adv_conf.rss_conf;
2368 hw->rss_dis_flag = false;
2369 ret = hns3_dev_rss_hash_update(dev, &rss_conf);
2374 ret = hns3_dev_mtu_set(dev, conf->rxmode.mtu);
2378 ret = hns3_mbuf_dyn_rx_timestamp_register(dev, conf);
2382 ret = hns3_dev_configure_vlan(dev);
2386 /* config hardware GRO */
2387 gro_en = conf->rxmode.offloads & RTE_ETH_RX_OFFLOAD_TCP_LRO ? true : false;
2388 ret = hns3_config_gro(hw, gro_en);
2392 hns3_init_rx_ptype_tble(dev);
2393 hw->adapter_state = HNS3_NIC_CONFIGURED;
2398 hw->cfg_max_queues = 0;
2399 (void)hns3_set_fake_rx_or_tx_queues(dev, 0, 0);
2400 hw->adapter_state = HNS3_NIC_INITIALIZED;
2406 hns3_set_mac_mtu(struct hns3_hw *hw, uint16_t new_mps)
2408 struct hns3_config_max_frm_size_cmd *req;
2409 struct hns3_cmd_desc desc;
2411 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_MAX_FRM_SIZE, false);
2413 req = (struct hns3_config_max_frm_size_cmd *)desc.data;
2414 req->max_frm_size = rte_cpu_to_le_16(new_mps);
2415 req->min_frm_size = RTE_ETHER_MIN_LEN;
2417 return hns3_cmd_send(hw, &desc, 1);
2421 hns3_config_mtu(struct hns3_hw *hw, uint16_t mps)
2423 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
2424 uint16_t original_mps = hns->pf.mps;
2428 ret = hns3_set_mac_mtu(hw, mps);
2430 hns3_err(hw, "failed to set mtu, ret = %d", ret);
2435 ret = hns3_buffer_alloc(hw);
2437 hns3_err(hw, "failed to allocate buffer, ret = %d", ret);
2444 err = hns3_set_mac_mtu(hw, original_mps);
2446 hns3_err(hw, "fail to rollback MTU, err = %d", err);
2449 hns->pf.mps = original_mps;
2455 hns3_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu)
2457 struct hns3_adapter *hns = dev->data->dev_private;
2458 uint32_t frame_size = mtu + HNS3_ETH_OVERHEAD;
2459 struct hns3_hw *hw = &hns->hw;
2462 if (dev->data->dev_started) {
2463 hns3_err(hw, "Failed to set mtu, port %u must be stopped "
2464 "before configuration", dev->data->port_id);
2468 rte_spinlock_lock(&hw->lock);
2469 frame_size = RTE_MAX(frame_size, HNS3_DEFAULT_FRAME_LEN);
2472 * Maximum value of frame_size is HNS3_MAX_FRAME_LEN, so it can safely
2473 * assign to "uint16_t" type variable.
2475 ret = hns3_config_mtu(hw, (uint16_t)frame_size);
2477 rte_spinlock_unlock(&hw->lock);
2478 hns3_err(hw, "Failed to set mtu, port %u mtu %u: %d",
2479 dev->data->port_id, mtu, ret);
2483 rte_spinlock_unlock(&hw->lock);
2489 hns3_get_copper_port_speed_capa(uint32_t supported_speed)
2491 uint32_t speed_capa = 0;
2493 if (supported_speed & HNS3_PHY_LINK_SPEED_10M_HD_BIT)
2494 speed_capa |= RTE_ETH_LINK_SPEED_10M_HD;
2495 if (supported_speed & HNS3_PHY_LINK_SPEED_10M_BIT)
2496 speed_capa |= RTE_ETH_LINK_SPEED_10M;
2497 if (supported_speed & HNS3_PHY_LINK_SPEED_100M_HD_BIT)
2498 speed_capa |= RTE_ETH_LINK_SPEED_100M_HD;
2499 if (supported_speed & HNS3_PHY_LINK_SPEED_100M_BIT)
2500 speed_capa |= RTE_ETH_LINK_SPEED_100M;
2501 if (supported_speed & HNS3_PHY_LINK_SPEED_1000M_BIT)
2502 speed_capa |= RTE_ETH_LINK_SPEED_1G;
2508 hns3_get_firber_port_speed_capa(uint32_t supported_speed)
2510 uint32_t speed_capa = 0;
2512 if (supported_speed & HNS3_FIBER_LINK_SPEED_1G_BIT)
2513 speed_capa |= RTE_ETH_LINK_SPEED_1G;
2514 if (supported_speed & HNS3_FIBER_LINK_SPEED_10G_BIT)
2515 speed_capa |= RTE_ETH_LINK_SPEED_10G;
2516 if (supported_speed & HNS3_FIBER_LINK_SPEED_25G_BIT)
2517 speed_capa |= RTE_ETH_LINK_SPEED_25G;
2518 if (supported_speed & HNS3_FIBER_LINK_SPEED_40G_BIT)
2519 speed_capa |= RTE_ETH_LINK_SPEED_40G;
2520 if (supported_speed & HNS3_FIBER_LINK_SPEED_50G_BIT)
2521 speed_capa |= RTE_ETH_LINK_SPEED_50G;
2522 if (supported_speed & HNS3_FIBER_LINK_SPEED_100G_BIT)
2523 speed_capa |= RTE_ETH_LINK_SPEED_100G;
2524 if (supported_speed & HNS3_FIBER_LINK_SPEED_200G_BIT)
2525 speed_capa |= RTE_ETH_LINK_SPEED_200G;
2531 hns3_get_speed_capa(struct hns3_hw *hw)
2533 struct hns3_mac *mac = &hw->mac;
2534 uint32_t speed_capa;
2536 if (mac->media_type == HNS3_MEDIA_TYPE_COPPER)
2538 hns3_get_copper_port_speed_capa(mac->supported_speed);
2541 hns3_get_firber_port_speed_capa(mac->supported_speed);
2543 if (mac->support_autoneg == 0)
2544 speed_capa |= RTE_ETH_LINK_SPEED_FIXED;
2550 hns3_dev_infos_get(struct rte_eth_dev *eth_dev, struct rte_eth_dev_info *info)
2552 struct hns3_adapter *hns = eth_dev->data->dev_private;
2553 struct hns3_hw *hw = &hns->hw;
2554 uint16_t queue_num = hw->tqps_num;
2557 * In interrupt mode, 'max_rx_queues' is set based on the number of
2558 * MSI-X interrupt resources of the hardware.
2560 if (hw->data->dev_conf.intr_conf.rxq == 1)
2561 queue_num = hw->intr_tqps_num;
2563 info->max_rx_queues = queue_num;
2564 info->max_tx_queues = hw->tqps_num;
2565 info->max_rx_pktlen = HNS3_MAX_FRAME_LEN; /* CRC included */
2566 info->min_rx_bufsize = HNS3_MIN_BD_BUF_SIZE;
2567 info->max_mac_addrs = HNS3_UC_MACADDR_NUM;
2568 info->max_mtu = info->max_rx_pktlen - HNS3_ETH_OVERHEAD;
2569 info->max_lro_pkt_size = HNS3_MAX_LRO_SIZE;
2570 info->rx_offload_capa = (RTE_ETH_RX_OFFLOAD_IPV4_CKSUM |
2571 RTE_ETH_RX_OFFLOAD_TCP_CKSUM |
2572 RTE_ETH_RX_OFFLOAD_UDP_CKSUM |
2573 RTE_ETH_RX_OFFLOAD_SCTP_CKSUM |
2574 RTE_ETH_RX_OFFLOAD_OUTER_IPV4_CKSUM |
2575 RTE_ETH_RX_OFFLOAD_OUTER_UDP_CKSUM |
2576 RTE_ETH_RX_OFFLOAD_KEEP_CRC |
2577 RTE_ETH_RX_OFFLOAD_SCATTER |
2578 RTE_ETH_RX_OFFLOAD_VLAN_STRIP |
2579 RTE_ETH_RX_OFFLOAD_VLAN_FILTER |
2580 RTE_ETH_RX_OFFLOAD_RSS_HASH |
2581 RTE_ETH_RX_OFFLOAD_TCP_LRO);
2582 info->tx_offload_capa = (RTE_ETH_TX_OFFLOAD_OUTER_IPV4_CKSUM |
2583 RTE_ETH_TX_OFFLOAD_IPV4_CKSUM |
2584 RTE_ETH_TX_OFFLOAD_TCP_CKSUM |
2585 RTE_ETH_TX_OFFLOAD_UDP_CKSUM |
2586 RTE_ETH_TX_OFFLOAD_SCTP_CKSUM |
2587 RTE_ETH_TX_OFFLOAD_MULTI_SEGS |
2588 RTE_ETH_TX_OFFLOAD_TCP_TSO |
2589 RTE_ETH_TX_OFFLOAD_VXLAN_TNL_TSO |
2590 RTE_ETH_TX_OFFLOAD_GRE_TNL_TSO |
2591 RTE_ETH_TX_OFFLOAD_GENEVE_TNL_TSO |
2592 RTE_ETH_TX_OFFLOAD_MBUF_FAST_FREE |
2593 hns3_txvlan_cap_get(hw));
2595 if (hns3_dev_get_support(hw, OUTER_UDP_CKSUM))
2596 info->tx_offload_capa |= RTE_ETH_TX_OFFLOAD_OUTER_UDP_CKSUM;
2598 if (hns3_dev_get_support(hw, INDEP_TXRX))
2599 info->dev_capa = RTE_ETH_DEV_CAPA_RUNTIME_RX_QUEUE_SETUP |
2600 RTE_ETH_DEV_CAPA_RUNTIME_TX_QUEUE_SETUP;
2601 info->dev_capa &= ~RTE_ETH_DEV_CAPA_FLOW_RULE_KEEP;
2603 if (hns3_dev_get_support(hw, PTP))
2604 info->rx_offload_capa |= RTE_ETH_RX_OFFLOAD_TIMESTAMP;
2606 info->rx_desc_lim = (struct rte_eth_desc_lim) {
2607 .nb_max = HNS3_MAX_RING_DESC,
2608 .nb_min = HNS3_MIN_RING_DESC,
2609 .nb_align = HNS3_ALIGN_RING_DESC,
2612 info->tx_desc_lim = (struct rte_eth_desc_lim) {
2613 .nb_max = HNS3_MAX_RING_DESC,
2614 .nb_min = HNS3_MIN_RING_DESC,
2615 .nb_align = HNS3_ALIGN_RING_DESC,
2616 .nb_seg_max = HNS3_MAX_TSO_BD_PER_PKT,
2617 .nb_mtu_seg_max = hw->max_non_tso_bd_num,
2620 info->speed_capa = hns3_get_speed_capa(hw);
2621 info->default_rxconf = (struct rte_eth_rxconf) {
2622 .rx_free_thresh = HNS3_DEFAULT_RX_FREE_THRESH,
2624 * If there are no available Rx buffer descriptors, incoming
2625 * packets are always dropped by hardware based on hns3 network
2631 info->default_txconf = (struct rte_eth_txconf) {
2632 .tx_rs_thresh = HNS3_DEFAULT_TX_RS_THRESH,
2636 info->reta_size = hw->rss_ind_tbl_size;
2637 info->hash_key_size = HNS3_RSS_KEY_SIZE;
2638 info->flow_type_rss_offloads = HNS3_ETH_RSS_SUPPORT;
2640 info->default_rxportconf.burst_size = HNS3_DEFAULT_PORT_CONF_BURST_SIZE;
2641 info->default_txportconf.burst_size = HNS3_DEFAULT_PORT_CONF_BURST_SIZE;
2642 info->default_rxportconf.nb_queues = HNS3_DEFAULT_PORT_CONF_QUEUES_NUM;
2643 info->default_txportconf.nb_queues = HNS3_DEFAULT_PORT_CONF_QUEUES_NUM;
2644 info->default_rxportconf.ring_size = HNS3_DEFAULT_RING_DESC;
2645 info->default_txportconf.ring_size = HNS3_DEFAULT_RING_DESC;
2651 hns3_fw_version_get(struct rte_eth_dev *eth_dev, char *fw_version,
2654 struct hns3_adapter *hns = eth_dev->data->dev_private;
2655 struct hns3_hw *hw = &hns->hw;
2656 uint32_t version = hw->fw_version;
2659 ret = snprintf(fw_version, fw_size, "%lu.%lu.%lu.%lu",
2660 hns3_get_field(version, HNS3_FW_VERSION_BYTE3_M,
2661 HNS3_FW_VERSION_BYTE3_S),
2662 hns3_get_field(version, HNS3_FW_VERSION_BYTE2_M,
2663 HNS3_FW_VERSION_BYTE2_S),
2664 hns3_get_field(version, HNS3_FW_VERSION_BYTE1_M,
2665 HNS3_FW_VERSION_BYTE1_S),
2666 hns3_get_field(version, HNS3_FW_VERSION_BYTE0_M,
2667 HNS3_FW_VERSION_BYTE0_S));
2671 ret += 1; /* add the size of '\0' */
2672 if (fw_size < (size_t)ret)
2679 hns3_update_port_link_info(struct rte_eth_dev *eth_dev)
2681 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
2684 (void)hns3_update_link_status(hw);
2686 ret = hns3_update_link_info(eth_dev);
2688 hw->mac.link_status = RTE_ETH_LINK_DOWN;
2694 hns3_setup_linkstatus(struct rte_eth_dev *eth_dev,
2695 struct rte_eth_link *new_link)
2697 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
2698 struct hns3_mac *mac = &hw->mac;
2700 switch (mac->link_speed) {
2701 case RTE_ETH_SPEED_NUM_10M:
2702 case RTE_ETH_SPEED_NUM_100M:
2703 case RTE_ETH_SPEED_NUM_1G:
2704 case RTE_ETH_SPEED_NUM_10G:
2705 case RTE_ETH_SPEED_NUM_25G:
2706 case RTE_ETH_SPEED_NUM_40G:
2707 case RTE_ETH_SPEED_NUM_50G:
2708 case RTE_ETH_SPEED_NUM_100G:
2709 case RTE_ETH_SPEED_NUM_200G:
2710 if (mac->link_status)
2711 new_link->link_speed = mac->link_speed;
2714 if (mac->link_status)
2715 new_link->link_speed = RTE_ETH_SPEED_NUM_UNKNOWN;
2719 if (!mac->link_status)
2720 new_link->link_speed = RTE_ETH_SPEED_NUM_NONE;
2722 new_link->link_duplex = mac->link_duplex;
2723 new_link->link_status = mac->link_status ? RTE_ETH_LINK_UP : RTE_ETH_LINK_DOWN;
2724 new_link->link_autoneg = mac->link_autoneg;
2728 hns3_dev_link_update(struct rte_eth_dev *eth_dev, int wait_to_complete)
2730 #define HNS3_LINK_CHECK_INTERVAL 100 /* 100ms */
2731 #define HNS3_MAX_LINK_CHECK_TIMES 20 /* 2s (100 * 20ms) in total */
2733 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
2734 uint32_t retry_cnt = HNS3_MAX_LINK_CHECK_TIMES;
2735 struct hns3_mac *mac = &hw->mac;
2736 struct rte_eth_link new_link;
2739 /* When port is stopped, report link down. */
2740 if (eth_dev->data->dev_started == 0) {
2741 new_link.link_autoneg = mac->link_autoneg;
2742 new_link.link_duplex = mac->link_duplex;
2743 new_link.link_speed = RTE_ETH_SPEED_NUM_NONE;
2744 new_link.link_status = RTE_ETH_LINK_DOWN;
2749 ret = hns3_update_port_link_info(eth_dev);
2751 hns3_err(hw, "failed to get port link info, ret = %d.",
2756 if (!wait_to_complete || mac->link_status == RTE_ETH_LINK_UP)
2759 rte_delay_ms(HNS3_LINK_CHECK_INTERVAL);
2760 } while (retry_cnt--);
2762 memset(&new_link, 0, sizeof(new_link));
2763 hns3_setup_linkstatus(eth_dev, &new_link);
2766 return rte_eth_linkstatus_set(eth_dev, &new_link);
2770 hns3_dev_set_link_up(struct rte_eth_dev *dev)
2772 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2776 * The "tx_pkt_burst" will be restored. But the secondary process does
2777 * not support the mechanism for notifying the primary process.
2779 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
2780 hns3_err(hw, "secondary process does not support to set link up.");
2785 * If device isn't started Rx/Tx function is still disabled, setting
2786 * link up is not allowed. But it is probably better to return success
2787 * to reduce the impact on the upper layer.
2789 if (hw->adapter_state != HNS3_NIC_STARTED) {
2790 hns3_info(hw, "device isn't started, can't set link up.");
2794 if (!hw->set_link_down)
2797 rte_spinlock_lock(&hw->lock);
2798 ret = hns3_cfg_mac_mode(hw, true);
2800 rte_spinlock_unlock(&hw->lock);
2801 hns3_err(hw, "failed to set link up, ret = %d", ret);
2805 hw->set_link_down = false;
2806 hns3_start_tx_datapath(dev);
2807 rte_spinlock_unlock(&hw->lock);
2813 hns3_dev_set_link_down(struct rte_eth_dev *dev)
2815 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2819 * The "tx_pkt_burst" will be set to dummy function. But the secondary
2820 * process does not support the mechanism for notifying the primary
2823 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
2824 hns3_err(hw, "secondary process does not support to set link down.");
2829 * If device isn't started or the API has been called, link status is
2830 * down, return success.
2832 if (hw->adapter_state != HNS3_NIC_STARTED || hw->set_link_down)
2835 rte_spinlock_lock(&hw->lock);
2836 hns3_stop_tx_datapath(dev);
2837 ret = hns3_cfg_mac_mode(hw, false);
2839 hns3_start_tx_datapath(dev);
2840 rte_spinlock_unlock(&hw->lock);
2841 hns3_err(hw, "failed to set link down, ret = %d", ret);
2845 hw->set_link_down = true;
2846 rte_spinlock_unlock(&hw->lock);
2852 hns3_parse_func_status(struct hns3_hw *hw, struct hns3_func_status_cmd *status)
2854 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
2855 struct hns3_pf *pf = &hns->pf;
2857 if (!(status->pf_state & HNS3_PF_STATE_DONE))
2860 pf->is_main_pf = (status->pf_state & HNS3_PF_STATE_MAIN) ? true : false;
2866 hns3_query_function_status(struct hns3_hw *hw)
2868 #define HNS3_QUERY_MAX_CNT 10
2869 #define HNS3_QUERY_SLEEP_MSCOEND 1
2870 struct hns3_func_status_cmd *req;
2871 struct hns3_cmd_desc desc;
2875 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_QUERY_FUNC_STATUS, true);
2876 req = (struct hns3_func_status_cmd *)desc.data;
2879 ret = hns3_cmd_send(hw, &desc, 1);
2881 PMD_INIT_LOG(ERR, "query function status failed %d",
2886 /* Check pf reset is done */
2890 rte_delay_ms(HNS3_QUERY_SLEEP_MSCOEND);
2891 } while (timeout++ < HNS3_QUERY_MAX_CNT);
2893 return hns3_parse_func_status(hw, req);
2897 hns3_get_pf_max_tqp_num(struct hns3_hw *hw)
2899 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
2900 struct hns3_pf *pf = &hns->pf;
2902 if (pf->tqp_config_mode == HNS3_FLEX_MAX_TQP_NUM_MODE) {
2904 * The total_tqps_num obtained from firmware is maximum tqp
2905 * numbers of this port, which should be used for PF and VFs.
2906 * There is no need for pf to have so many tqp numbers in
2907 * most cases. RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF,
2908 * coming from config file, is assigned to maximum queue number
2909 * for the PF of this port by user. So users can modify the
2910 * maximum queue number of PF according to their own application
2911 * scenarios, which is more flexible to use. In addition, many
2912 * memories can be saved due to allocating queue statistics
2913 * room according to the actual number of queues required. The
2914 * maximum queue number of PF for network engine with
2915 * revision_id greater than 0x30 is assigned by config file.
2917 if (RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF <= 0) {
2918 hns3_err(hw, "RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF(%d) "
2919 "must be greater than 0.",
2920 RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF);
2924 hw->tqps_num = RTE_MIN(RTE_LIBRTE_HNS3_MAX_TQP_NUM_PER_PF,
2925 hw->total_tqps_num);
2928 * Due to the limitation on the number of PF interrupts
2929 * available, the maximum queue number assigned to PF on
2930 * the network engine with revision_id 0x21 is 64.
2932 hw->tqps_num = RTE_MIN(hw->total_tqps_num,
2933 HNS3_MAX_TQP_NUM_HIP08_PF);
2940 hns3_query_pf_resource(struct hns3_hw *hw)
2942 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
2943 struct hns3_pf *pf = &hns->pf;
2944 struct hns3_pf_res_cmd *req;
2945 struct hns3_cmd_desc desc;
2948 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_QUERY_PF_RSRC, true);
2949 ret = hns3_cmd_send(hw, &desc, 1);
2951 PMD_INIT_LOG(ERR, "query pf resource failed %d", ret);
2955 req = (struct hns3_pf_res_cmd *)desc.data;
2956 hw->total_tqps_num = rte_le_to_cpu_16(req->tqp_num) +
2957 rte_le_to_cpu_16(req->ext_tqp_num);
2958 ret = hns3_get_pf_max_tqp_num(hw);
2962 pf->pkt_buf_size = rte_le_to_cpu_16(req->buf_size) << HNS3_BUF_UNIT_S;
2963 pf->func_num = rte_le_to_cpu_16(req->pf_own_fun_number);
2965 if (req->tx_buf_size)
2967 rte_le_to_cpu_16(req->tx_buf_size) << HNS3_BUF_UNIT_S;
2969 pf->tx_buf_size = HNS3_DEFAULT_TX_BUF;
2971 pf->tx_buf_size = roundup(pf->tx_buf_size, HNS3_BUF_SIZE_UNIT);
2973 if (req->dv_buf_size)
2975 rte_le_to_cpu_16(req->dv_buf_size) << HNS3_BUF_UNIT_S;
2977 pf->dv_buf_size = HNS3_DEFAULT_DV;
2979 pf->dv_buf_size = roundup(pf->dv_buf_size, HNS3_BUF_SIZE_UNIT);
2982 hns3_get_field(rte_le_to_cpu_16(req->nic_pf_intr_vector_number),
2983 HNS3_PF_VEC_NUM_M, HNS3_PF_VEC_NUM_S);
2989 hns3_parse_cfg(struct hns3_cfg *cfg, struct hns3_cmd_desc *desc)
2991 struct hns3_cfg_param_cmd *req;
2992 uint64_t mac_addr_tmp_high;
2993 uint8_t ext_rss_size_max;
2994 uint64_t mac_addr_tmp;
2997 req = (struct hns3_cfg_param_cmd *)desc[0].data;
2999 /* get the configuration */
3000 cfg->tc_num = hns3_get_field(rte_le_to_cpu_32(req->param[0]),
3001 HNS3_CFG_TC_NUM_M, HNS3_CFG_TC_NUM_S);
3002 cfg->tqp_desc_num = hns3_get_field(rte_le_to_cpu_32(req->param[0]),
3003 HNS3_CFG_TQP_DESC_N_M,
3004 HNS3_CFG_TQP_DESC_N_S);
3006 cfg->phy_addr = hns3_get_field(rte_le_to_cpu_32(req->param[1]),
3007 HNS3_CFG_PHY_ADDR_M,
3008 HNS3_CFG_PHY_ADDR_S);
3009 cfg->media_type = hns3_get_field(rte_le_to_cpu_32(req->param[1]),
3010 HNS3_CFG_MEDIA_TP_M,
3011 HNS3_CFG_MEDIA_TP_S);
3012 cfg->rx_buf_len = hns3_get_field(rte_le_to_cpu_32(req->param[1]),
3013 HNS3_CFG_RX_BUF_LEN_M,
3014 HNS3_CFG_RX_BUF_LEN_S);
3015 /* get mac address */
3016 mac_addr_tmp = rte_le_to_cpu_32(req->param[2]);
3017 mac_addr_tmp_high = hns3_get_field(rte_le_to_cpu_32(req->param[3]),
3018 HNS3_CFG_MAC_ADDR_H_M,
3019 HNS3_CFG_MAC_ADDR_H_S);
3021 mac_addr_tmp |= (mac_addr_tmp_high << 31) << 1;
3023 cfg->default_speed = hns3_get_field(rte_le_to_cpu_32(req->param[3]),
3024 HNS3_CFG_DEFAULT_SPEED_M,
3025 HNS3_CFG_DEFAULT_SPEED_S);
3026 cfg->rss_size_max = hns3_get_field(rte_le_to_cpu_32(req->param[3]),
3027 HNS3_CFG_RSS_SIZE_M,
3028 HNS3_CFG_RSS_SIZE_S);
3030 for (i = 0; i < RTE_ETHER_ADDR_LEN; i++)
3031 cfg->mac_addr[i] = (mac_addr_tmp >> (8 * i)) & 0xff;
3033 req = (struct hns3_cfg_param_cmd *)desc[1].data;
3034 cfg->numa_node_map = rte_le_to_cpu_32(req->param[0]);
3036 cfg->speed_ability = hns3_get_field(rte_le_to_cpu_32(req->param[1]),
3037 HNS3_CFG_SPEED_ABILITY_M,
3038 HNS3_CFG_SPEED_ABILITY_S);
3039 cfg->umv_space = hns3_get_field(rte_le_to_cpu_32(req->param[1]),
3040 HNS3_CFG_UMV_TBL_SPACE_M,
3041 HNS3_CFG_UMV_TBL_SPACE_S);
3042 if (!cfg->umv_space)
3043 cfg->umv_space = HNS3_DEFAULT_UMV_SPACE_PER_PF;
3045 ext_rss_size_max = hns3_get_field(rte_le_to_cpu_32(req->param[2]),
3046 HNS3_CFG_EXT_RSS_SIZE_M,
3047 HNS3_CFG_EXT_RSS_SIZE_S);
3049 * Field ext_rss_size_max obtained from firmware will be more flexible
3050 * for future changes and expansions, which is an exponent of 2, instead
3051 * of reading out directly. If this field is not zero, hns3 PF PMD
3052 * driver uses it as rss_size_max under one TC. Device, whose revision
3053 * id is greater than or equal to PCI_REVISION_ID_HIP09_A, obtains the
3054 * maximum number of queues supported under a TC through this field.
3056 if (ext_rss_size_max)
3057 cfg->rss_size_max = 1U << ext_rss_size_max;
3060 /* hns3_get_board_cfg: query the static parameter from NCL_config file in flash
3061 * @hw: pointer to struct hns3_hw
3062 * @hcfg: the config structure to be getted
3065 hns3_get_board_cfg(struct hns3_hw *hw, struct hns3_cfg *hcfg)
3067 struct hns3_cmd_desc desc[HNS3_PF_CFG_DESC_NUM];
3068 struct hns3_cfg_param_cmd *req;
3073 for (i = 0; i < HNS3_PF_CFG_DESC_NUM; i++) {
3075 req = (struct hns3_cfg_param_cmd *)desc[i].data;
3076 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_GET_CFG_PARAM,
3078 hns3_set_field(offset, HNS3_CFG_OFFSET_M, HNS3_CFG_OFFSET_S,
3079 i * HNS3_CFG_RD_LEN_BYTES);
3080 /* Len should be divided by 4 when send to hardware */
3081 hns3_set_field(offset, HNS3_CFG_RD_LEN_M, HNS3_CFG_RD_LEN_S,
3082 HNS3_CFG_RD_LEN_BYTES / HNS3_CFG_RD_LEN_UNIT);
3083 req->offset = rte_cpu_to_le_32(offset);
3086 ret = hns3_cmd_send(hw, desc, HNS3_PF_CFG_DESC_NUM);
3088 PMD_INIT_LOG(ERR, "get config failed %d.", ret);
3092 hns3_parse_cfg(hcfg, desc);
3098 hns3_parse_speed(int speed_cmd, uint32_t *speed)
3100 switch (speed_cmd) {
3101 case HNS3_CFG_SPEED_10M:
3102 *speed = RTE_ETH_SPEED_NUM_10M;
3104 case HNS3_CFG_SPEED_100M:
3105 *speed = RTE_ETH_SPEED_NUM_100M;
3107 case HNS3_CFG_SPEED_1G:
3108 *speed = RTE_ETH_SPEED_NUM_1G;
3110 case HNS3_CFG_SPEED_10G:
3111 *speed = RTE_ETH_SPEED_NUM_10G;
3113 case HNS3_CFG_SPEED_25G:
3114 *speed = RTE_ETH_SPEED_NUM_25G;
3116 case HNS3_CFG_SPEED_40G:
3117 *speed = RTE_ETH_SPEED_NUM_40G;
3119 case HNS3_CFG_SPEED_50G:
3120 *speed = RTE_ETH_SPEED_NUM_50G;
3122 case HNS3_CFG_SPEED_100G:
3123 *speed = RTE_ETH_SPEED_NUM_100G;
3125 case HNS3_CFG_SPEED_200G:
3126 *speed = RTE_ETH_SPEED_NUM_200G;
3136 hns3_set_default_dev_specifications(struct hns3_hw *hw)
3138 hw->max_non_tso_bd_num = HNS3_MAX_NON_TSO_BD_PER_PKT;
3139 hw->rss_ind_tbl_size = HNS3_RSS_IND_TBL_SIZE;
3140 hw->rss_key_size = HNS3_RSS_KEY_SIZE;
3141 hw->max_tm_rate = HNS3_ETHER_MAX_RATE;
3142 hw->intr.int_ql_max = HNS3_INTR_QL_NONE;
3146 hns3_parse_dev_specifications(struct hns3_hw *hw, struct hns3_cmd_desc *desc)
3148 struct hns3_dev_specs_0_cmd *req0;
3150 req0 = (struct hns3_dev_specs_0_cmd *)desc[0].data;
3152 hw->max_non_tso_bd_num = req0->max_non_tso_bd_num;
3153 hw->rss_ind_tbl_size = rte_le_to_cpu_16(req0->rss_ind_tbl_size);
3154 hw->rss_key_size = rte_le_to_cpu_16(req0->rss_key_size);
3155 hw->max_tm_rate = rte_le_to_cpu_32(req0->max_tm_rate);
3156 hw->intr.int_ql_max = rte_le_to_cpu_16(req0->intr_ql_max);
3160 hns3_check_dev_specifications(struct hns3_hw *hw)
3162 if (hw->rss_ind_tbl_size == 0 ||
3163 hw->rss_ind_tbl_size > HNS3_RSS_IND_TBL_SIZE_MAX) {
3164 hns3_err(hw, "the size of hash lookup table configured (%u)"
3165 " exceeds the maximum(%u)", hw->rss_ind_tbl_size,
3166 HNS3_RSS_IND_TBL_SIZE_MAX);
3174 hns3_query_dev_specifications(struct hns3_hw *hw)
3176 struct hns3_cmd_desc desc[HNS3_QUERY_DEV_SPECS_BD_NUM];
3180 for (i = 0; i < HNS3_QUERY_DEV_SPECS_BD_NUM - 1; i++) {
3181 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_QUERY_DEV_SPECS,
3183 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
3185 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_QUERY_DEV_SPECS, true);
3187 ret = hns3_cmd_send(hw, desc, HNS3_QUERY_DEV_SPECS_BD_NUM);
3191 hns3_parse_dev_specifications(hw, desc);
3193 return hns3_check_dev_specifications(hw);
3197 hns3_get_capability(struct hns3_hw *hw)
3199 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3200 struct rte_pci_device *pci_dev;
3201 struct hns3_pf *pf = &hns->pf;
3202 struct rte_eth_dev *eth_dev;
3207 eth_dev = &rte_eth_devices[hw->data->port_id];
3208 pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
3209 device_id = pci_dev->id.device_id;
3211 if (device_id == HNS3_DEV_ID_25GE_RDMA ||
3212 device_id == HNS3_DEV_ID_50GE_RDMA ||
3213 device_id == HNS3_DEV_ID_100G_RDMA_MACSEC ||
3214 device_id == HNS3_DEV_ID_200G_RDMA)
3215 hns3_set_bit(hw->capability, HNS3_DEV_SUPPORT_DCB_B, 1);
3217 /* Get PCI revision id */
3218 ret = rte_pci_read_config(pci_dev, &revision, HNS3_PCI_REVISION_ID_LEN,
3219 HNS3_PCI_REVISION_ID);
3220 if (ret != HNS3_PCI_REVISION_ID_LEN) {
3221 PMD_INIT_LOG(ERR, "failed to read pci revision id, ret = %d",
3225 hw->revision = revision;
3227 if (revision < PCI_REVISION_ID_HIP09_A) {
3228 hns3_set_default_dev_specifications(hw);
3229 hw->intr.mapping_mode = HNS3_INTR_MAPPING_VEC_RSV_ONE;
3230 hw->intr.gl_unit = HNS3_INTR_COALESCE_GL_UINT_2US;
3231 hw->tso_mode = HNS3_TSO_SW_CAL_PSEUDO_H_CSUM;
3232 hw->vlan_mode = HNS3_SW_SHIFT_AND_DISCARD_MODE;
3233 hw->drop_stats_mode = HNS3_PKTS_DROP_STATS_MODE1;
3234 hw->min_tx_pkt_len = HNS3_HIP08_MIN_TX_PKT_LEN;
3235 pf->tqp_config_mode = HNS3_FIXED_MAX_TQP_NUM_MODE;
3236 hw->rss_info.ipv6_sctp_offload_supported = false;
3237 hw->udp_cksum_mode = HNS3_SPECIAL_PORT_SW_CKSUM_MODE;
3238 pf->support_multi_tc_pause = false;
3242 ret = hns3_query_dev_specifications(hw);
3245 "failed to query dev specifications, ret = %d",
3250 hw->intr.mapping_mode = HNS3_INTR_MAPPING_VEC_ALL;
3251 hw->intr.gl_unit = HNS3_INTR_COALESCE_GL_UINT_1US;
3252 hw->tso_mode = HNS3_TSO_HW_CAL_PSEUDO_H_CSUM;
3253 hw->vlan_mode = HNS3_HW_SHIFT_AND_DISCARD_MODE;
3254 hw->drop_stats_mode = HNS3_PKTS_DROP_STATS_MODE2;
3255 hw->min_tx_pkt_len = HNS3_HIP09_MIN_TX_PKT_LEN;
3256 pf->tqp_config_mode = HNS3_FLEX_MAX_TQP_NUM_MODE;
3257 hw->rss_info.ipv6_sctp_offload_supported = true;
3258 hw->udp_cksum_mode = HNS3_SPECIAL_PORT_HW_CKSUM_MODE;
3259 pf->support_multi_tc_pause = true;
3265 hns3_check_media_type(struct hns3_hw *hw, uint8_t media_type)
3269 switch (media_type) {
3270 case HNS3_MEDIA_TYPE_COPPER:
3271 if (!hns3_dev_get_support(hw, COPPER)) {
3273 "Media type is copper, not supported.");
3279 case HNS3_MEDIA_TYPE_FIBER:
3282 case HNS3_MEDIA_TYPE_BACKPLANE:
3283 PMD_INIT_LOG(ERR, "Media type is Backplane, not supported.");
3287 PMD_INIT_LOG(ERR, "Unknown media type = %u!", media_type);
3296 hns3_get_board_configuration(struct hns3_hw *hw)
3298 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3299 struct hns3_pf *pf = &hns->pf;
3300 struct hns3_cfg cfg;
3303 ret = hns3_get_board_cfg(hw, &cfg);
3305 PMD_INIT_LOG(ERR, "get board config failed %d", ret);
3309 ret = hns3_check_media_type(hw, cfg.media_type);
3313 hw->mac.media_type = cfg.media_type;
3314 hw->rss_size_max = cfg.rss_size_max;
3315 hw->rss_dis_flag = false;
3316 memcpy(hw->mac.mac_addr, cfg.mac_addr, RTE_ETHER_ADDR_LEN);
3317 hw->mac.phy_addr = cfg.phy_addr;
3318 hw->num_tx_desc = cfg.tqp_desc_num;
3319 hw->num_rx_desc = cfg.tqp_desc_num;
3320 hw->dcb_info.num_pg = 1;
3321 hw->dcb_info.hw_pfc_map = 0;
3323 ret = hns3_parse_speed(cfg.default_speed, &hw->mac.link_speed);
3325 PMD_INIT_LOG(ERR, "Get wrong speed %u, ret = %d",
3326 cfg.default_speed, ret);
3330 pf->tc_max = cfg.tc_num;
3331 if (pf->tc_max > HNS3_MAX_TC_NUM || pf->tc_max < 1) {
3332 PMD_INIT_LOG(WARNING,
3333 "Get TC num(%u) from flash, set TC num to 1",
3338 /* Dev does not support DCB */
3339 if (!hns3_dev_get_support(hw, DCB)) {
3343 pf->pfc_max = pf->tc_max;
3345 hw->dcb_info.num_tc = 1;
3346 hw->alloc_rss_size = RTE_MIN(hw->rss_size_max,
3347 hw->tqps_num / hw->dcb_info.num_tc);
3348 hns3_set_bit(hw->hw_tc_map, 0, 1);
3349 pf->tx_sch_mode = HNS3_FLAG_TC_BASE_SCH_MODE;
3351 pf->wanted_umv_size = cfg.umv_space;
3357 hns3_get_configuration(struct hns3_hw *hw)
3361 ret = hns3_query_function_status(hw);
3363 PMD_INIT_LOG(ERR, "Failed to query function status: %d.", ret);
3367 /* Get device capability */
3368 ret = hns3_get_capability(hw);
3370 PMD_INIT_LOG(ERR, "failed to get device capability: %d.", ret);
3374 /* Get pf resource */
3375 ret = hns3_query_pf_resource(hw);
3377 PMD_INIT_LOG(ERR, "Failed to query pf resource: %d", ret);
3381 ret = hns3_get_board_configuration(hw);
3383 PMD_INIT_LOG(ERR, "failed to get board configuration: %d", ret);
3387 ret = hns3_query_dev_fec_info(hw);
3390 "failed to query FEC information, ret = %d", ret);
3396 hns3_map_tqps_to_func(struct hns3_hw *hw, uint16_t func_id, uint16_t tqp_pid,
3397 uint16_t tqp_vid, bool is_pf)
3399 struct hns3_tqp_map_cmd *req;
3400 struct hns3_cmd_desc desc;
3403 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_SET_TQP_MAP, false);
3405 req = (struct hns3_tqp_map_cmd *)desc.data;
3406 req->tqp_id = rte_cpu_to_le_16(tqp_pid);
3407 req->tqp_vf = func_id;
3408 req->tqp_flag = 1 << HNS3_TQP_MAP_EN_B;
3410 req->tqp_flag |= (1 << HNS3_TQP_MAP_TYPE_B);
3411 req->tqp_vid = rte_cpu_to_le_16(tqp_vid);
3413 ret = hns3_cmd_send(hw, &desc, 1);
3415 PMD_INIT_LOG(ERR, "TQP map failed %d", ret);
3421 hns3_map_tqp(struct hns3_hw *hw)
3427 * In current version, VF is not supported when PF is driven by DPDK
3428 * driver, so we assign total tqps_num tqps allocated to this port
3431 for (i = 0; i < hw->total_tqps_num; i++) {
3432 ret = hns3_map_tqps_to_func(hw, HNS3_PF_FUNC_ID, i, i, true);
3441 hns3_cfg_mac_speed_dup_hw(struct hns3_hw *hw, uint32_t speed, uint8_t duplex)
3443 struct hns3_config_mac_speed_dup_cmd *req;
3444 struct hns3_cmd_desc desc;
3447 req = (struct hns3_config_mac_speed_dup_cmd *)desc.data;
3449 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_SPEED_DUP, false);
3451 hns3_set_bit(req->speed_dup, HNS3_CFG_DUPLEX_B, !!duplex ? 1 : 0);
3454 case RTE_ETH_SPEED_NUM_10M:
3455 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3456 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_10M);
3458 case RTE_ETH_SPEED_NUM_100M:
3459 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3460 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_100M);
3462 case RTE_ETH_SPEED_NUM_1G:
3463 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3464 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_1G);
3466 case RTE_ETH_SPEED_NUM_10G:
3467 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3468 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_10G);
3470 case RTE_ETH_SPEED_NUM_25G:
3471 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3472 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_25G);
3474 case RTE_ETH_SPEED_NUM_40G:
3475 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3476 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_40G);
3478 case RTE_ETH_SPEED_NUM_50G:
3479 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3480 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_50G);
3482 case RTE_ETH_SPEED_NUM_100G:
3483 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3484 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_100G);
3486 case RTE_ETH_SPEED_NUM_200G:
3487 hns3_set_field(req->speed_dup, HNS3_CFG_SPEED_M,
3488 HNS3_CFG_SPEED_S, HNS3_CFG_SPEED_200G);
3491 PMD_INIT_LOG(ERR, "invalid speed (%u)", speed);
3495 hns3_set_bit(req->mac_change_fec_en, HNS3_CFG_MAC_SPEED_CHANGE_EN_B, 1);
3497 ret = hns3_cmd_send(hw, &desc, 1);
3499 PMD_INIT_LOG(ERR, "mac speed/duplex config cmd failed %d", ret);
3505 hns3_tx_buffer_calc(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3507 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3508 struct hns3_pf *pf = &hns->pf;
3509 struct hns3_priv_buf *priv;
3510 uint32_t i, total_size;
3512 total_size = pf->pkt_buf_size;
3514 /* alloc tx buffer for all enabled tc */
3515 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3516 priv = &buf_alloc->priv_buf[i];
3518 if (hw->hw_tc_map & BIT(i)) {
3519 if (total_size < pf->tx_buf_size)
3522 priv->tx_buf_size = pf->tx_buf_size;
3524 priv->tx_buf_size = 0;
3526 total_size -= priv->tx_buf_size;
3533 hns3_tx_buffer_alloc(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3535 /* TX buffer size is unit by 128 byte */
3536 #define HNS3_BUF_SIZE_UNIT_SHIFT 7
3537 #define HNS3_BUF_SIZE_UPDATE_EN_MSK BIT(15)
3538 struct hns3_tx_buff_alloc_cmd *req;
3539 struct hns3_cmd_desc desc;
3544 req = (struct hns3_tx_buff_alloc_cmd *)desc.data;
3546 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_TX_BUFF_ALLOC, 0);
3547 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3548 buf_size = buf_alloc->priv_buf[i].tx_buf_size;
3550 buf_size = buf_size >> HNS3_BUF_SIZE_UNIT_SHIFT;
3551 req->tx_pkt_buff[i] = rte_cpu_to_le_16(buf_size |
3552 HNS3_BUF_SIZE_UPDATE_EN_MSK);
3555 ret = hns3_cmd_send(hw, &desc, 1);
3557 PMD_INIT_LOG(ERR, "tx buffer alloc cmd failed %d", ret);
3563 hns3_get_tc_num(struct hns3_hw *hw)
3568 for (i = 0; i < HNS3_MAX_TC_NUM; i++)
3569 if (hw->hw_tc_map & BIT(i))
3575 hns3_get_rx_priv_buff_alloced(struct hns3_pkt_buf_alloc *buf_alloc)
3577 struct hns3_priv_buf *priv;
3578 uint32_t rx_priv = 0;
3581 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3582 priv = &buf_alloc->priv_buf[i];
3584 rx_priv += priv->buf_size;
3590 hns3_get_tx_buff_alloced(struct hns3_pkt_buf_alloc *buf_alloc)
3592 uint32_t total_tx_size = 0;
3595 for (i = 0; i < HNS3_MAX_TC_NUM; i++)
3596 total_tx_size += buf_alloc->priv_buf[i].tx_buf_size;
3598 return total_tx_size;
3601 /* Get the number of pfc enabled TCs, which have private buffer */
3603 hns3_get_pfc_priv_num(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3605 struct hns3_priv_buf *priv;
3609 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3610 priv = &buf_alloc->priv_buf[i];
3611 if ((hw->dcb_info.hw_pfc_map & BIT(i)) && priv->enable)
3618 /* Get the number of pfc disabled TCs, which have private buffer */
3620 hns3_get_no_pfc_priv_num(struct hns3_hw *hw,
3621 struct hns3_pkt_buf_alloc *buf_alloc)
3623 struct hns3_priv_buf *priv;
3627 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3628 priv = &buf_alloc->priv_buf[i];
3629 if (hw->hw_tc_map & BIT(i) &&
3630 !(hw->dcb_info.hw_pfc_map & BIT(i)) && priv->enable)
3638 hns3_is_rx_buf_ok(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc,
3641 uint32_t shared_buf_min, shared_buf_tc, shared_std, hi_thrd, lo_thrd;
3642 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3643 struct hns3_pf *pf = &hns->pf;
3644 uint32_t shared_buf, aligned_mps;
3649 tc_num = hns3_get_tc_num(hw);
3650 aligned_mps = roundup(pf->mps, HNS3_BUF_SIZE_UNIT);
3652 if (hns3_dev_get_support(hw, DCB))
3653 shared_buf_min = HNS3_BUF_MUL_BY * aligned_mps +
3656 shared_buf_min = aligned_mps + HNS3_NON_DCB_ADDITIONAL_BUF
3659 shared_buf_tc = tc_num * aligned_mps + aligned_mps;
3660 shared_std = roundup(RTE_MAX(shared_buf_min, shared_buf_tc),
3661 HNS3_BUF_SIZE_UNIT);
3663 rx_priv = hns3_get_rx_priv_buff_alloced(buf_alloc);
3664 if (rx_all < rx_priv + shared_std)
3667 shared_buf = rounddown(rx_all - rx_priv, HNS3_BUF_SIZE_UNIT);
3668 buf_alloc->s_buf.buf_size = shared_buf;
3669 if (hns3_dev_get_support(hw, DCB)) {
3670 buf_alloc->s_buf.self.high = shared_buf - pf->dv_buf_size;
3671 buf_alloc->s_buf.self.low = buf_alloc->s_buf.self.high
3672 - roundup(aligned_mps / HNS3_BUF_DIV_BY,
3673 HNS3_BUF_SIZE_UNIT);
3675 buf_alloc->s_buf.self.high =
3676 aligned_mps + HNS3_NON_DCB_ADDITIONAL_BUF;
3677 buf_alloc->s_buf.self.low = aligned_mps;
3680 if (hns3_dev_get_support(hw, DCB)) {
3681 hi_thrd = shared_buf - pf->dv_buf_size;
3683 if (tc_num <= NEED_RESERVE_TC_NUM)
3684 hi_thrd = hi_thrd * BUF_RESERVE_PERCENT /
3688 hi_thrd = hi_thrd / tc_num;
3690 hi_thrd = RTE_MAX(hi_thrd, HNS3_BUF_MUL_BY * aligned_mps);
3691 hi_thrd = rounddown(hi_thrd, HNS3_BUF_SIZE_UNIT);
3692 lo_thrd = hi_thrd - aligned_mps / HNS3_BUF_DIV_BY;
3694 hi_thrd = aligned_mps + HNS3_NON_DCB_ADDITIONAL_BUF;
3695 lo_thrd = aligned_mps;
3698 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3699 buf_alloc->s_buf.tc_thrd[i].low = lo_thrd;
3700 buf_alloc->s_buf.tc_thrd[i].high = hi_thrd;
3707 hns3_rx_buf_calc_all(struct hns3_hw *hw, bool max,
3708 struct hns3_pkt_buf_alloc *buf_alloc)
3710 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3711 struct hns3_pf *pf = &hns->pf;
3712 struct hns3_priv_buf *priv;
3713 uint32_t aligned_mps;
3717 rx_all = pf->pkt_buf_size - hns3_get_tx_buff_alloced(buf_alloc);
3718 aligned_mps = roundup(pf->mps, HNS3_BUF_SIZE_UNIT);
3720 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3721 priv = &buf_alloc->priv_buf[i];
3728 if (!(hw->hw_tc_map & BIT(i)))
3732 if (hw->dcb_info.hw_pfc_map & BIT(i)) {
3733 priv->wl.low = max ? aligned_mps : HNS3_BUF_SIZE_UNIT;
3734 priv->wl.high = roundup(priv->wl.low + aligned_mps,
3735 HNS3_BUF_SIZE_UNIT);
3738 priv->wl.high = max ? (aligned_mps * HNS3_BUF_MUL_BY) :
3742 priv->buf_size = priv->wl.high + pf->dv_buf_size;
3745 return hns3_is_rx_buf_ok(hw, buf_alloc, rx_all);
3749 hns3_drop_nopfc_buf_till_fit(struct hns3_hw *hw,
3750 struct hns3_pkt_buf_alloc *buf_alloc)
3752 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3753 struct hns3_pf *pf = &hns->pf;
3754 struct hns3_priv_buf *priv;
3755 int no_pfc_priv_num;
3760 rx_all = pf->pkt_buf_size - hns3_get_tx_buff_alloced(buf_alloc);
3761 no_pfc_priv_num = hns3_get_no_pfc_priv_num(hw, buf_alloc);
3763 /* let the last to be cleared first */
3764 for (i = HNS3_MAX_TC_NUM - 1; i >= 0; i--) {
3765 priv = &buf_alloc->priv_buf[i];
3766 mask = BIT((uint8_t)i);
3767 if (hw->hw_tc_map & mask &&
3768 !(hw->dcb_info.hw_pfc_map & mask)) {
3769 /* Clear the no pfc TC private buffer */
3777 if (hns3_is_rx_buf_ok(hw, buf_alloc, rx_all) ||
3778 no_pfc_priv_num == 0)
3782 return hns3_is_rx_buf_ok(hw, buf_alloc, rx_all);
3786 hns3_drop_pfc_buf_till_fit(struct hns3_hw *hw,
3787 struct hns3_pkt_buf_alloc *buf_alloc)
3789 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3790 struct hns3_pf *pf = &hns->pf;
3791 struct hns3_priv_buf *priv;
3797 rx_all = pf->pkt_buf_size - hns3_get_tx_buff_alloced(buf_alloc);
3798 pfc_priv_num = hns3_get_pfc_priv_num(hw, buf_alloc);
3800 /* let the last to be cleared first */
3801 for (i = HNS3_MAX_TC_NUM - 1; i >= 0; i--) {
3802 priv = &buf_alloc->priv_buf[i];
3803 mask = BIT((uint8_t)i);
3804 if (hw->hw_tc_map & mask && hw->dcb_info.hw_pfc_map & mask) {
3805 /* Reduce the number of pfc TC with private buffer */
3812 if (hns3_is_rx_buf_ok(hw, buf_alloc, rx_all) ||
3817 return hns3_is_rx_buf_ok(hw, buf_alloc, rx_all);
3821 hns3_only_alloc_priv_buff(struct hns3_hw *hw,
3822 struct hns3_pkt_buf_alloc *buf_alloc)
3824 #define COMPENSATE_BUFFER 0x3C00
3825 #define COMPENSATE_HALF_MPS_NUM 5
3826 #define PRIV_WL_GAP 0x1800
3827 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3828 struct hns3_pf *pf = &hns->pf;
3829 uint32_t tc_num = hns3_get_tc_num(hw);
3830 uint32_t half_mps = pf->mps >> 1;
3831 struct hns3_priv_buf *priv;
3832 uint32_t min_rx_priv;
3836 rx_priv = pf->pkt_buf_size - hns3_get_tx_buff_alloced(buf_alloc);
3838 rx_priv = rx_priv / tc_num;
3840 if (tc_num <= NEED_RESERVE_TC_NUM)
3841 rx_priv = rx_priv * BUF_RESERVE_PERCENT / BUF_MAX_PERCENT;
3844 * Minimum value of private buffer in rx direction (min_rx_priv) is
3845 * equal to "DV + 2.5 * MPS + 15KB". Driver only allocates rx private
3846 * buffer if rx_priv is greater than min_rx_priv.
3848 min_rx_priv = pf->dv_buf_size + COMPENSATE_BUFFER +
3849 COMPENSATE_HALF_MPS_NUM * half_mps;
3850 min_rx_priv = roundup(min_rx_priv, HNS3_BUF_SIZE_UNIT);
3851 rx_priv = rounddown(rx_priv, HNS3_BUF_SIZE_UNIT);
3852 if (rx_priv < min_rx_priv)
3855 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3856 priv = &buf_alloc->priv_buf[i];
3862 if (!(hw->hw_tc_map & BIT(i)))
3866 priv->buf_size = rx_priv;
3867 priv->wl.high = rx_priv - pf->dv_buf_size;
3868 priv->wl.low = priv->wl.high - PRIV_WL_GAP;
3871 buf_alloc->s_buf.buf_size = 0;
3877 * hns3_rx_buffer_calc: calculate the rx private buffer size for all TCs
3878 * @hw: pointer to struct hns3_hw
3879 * @buf_alloc: pointer to buffer calculation data
3880 * @return: 0: calculate sucessful, negative: fail
3883 hns3_rx_buffer_calc(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3885 /* When DCB is not supported, rx private buffer is not allocated. */
3886 if (!hns3_dev_get_support(hw, DCB)) {
3887 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
3888 struct hns3_pf *pf = &hns->pf;
3889 uint32_t rx_all = pf->pkt_buf_size;
3891 rx_all -= hns3_get_tx_buff_alloced(buf_alloc);
3892 if (!hns3_is_rx_buf_ok(hw, buf_alloc, rx_all))
3899 * Try to allocate privated packet buffer for all TCs without share
3902 if (hns3_only_alloc_priv_buff(hw, buf_alloc))
3906 * Try to allocate privated packet buffer for all TCs with share
3909 if (hns3_rx_buf_calc_all(hw, true, buf_alloc))
3913 * For different application scenes, the enabled port number, TC number
3914 * and no_drop TC number are different. In order to obtain the better
3915 * performance, software could allocate the buffer size and configure
3916 * the waterline by trying to decrease the private buffer size according
3917 * to the order, namely, waterline of valid tc, pfc disabled tc, pfc
3920 if (hns3_rx_buf_calc_all(hw, false, buf_alloc))
3923 if (hns3_drop_nopfc_buf_till_fit(hw, buf_alloc))
3926 if (hns3_drop_pfc_buf_till_fit(hw, buf_alloc))
3933 hns3_rx_priv_buf_alloc(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3935 struct hns3_rx_priv_buff_cmd *req;
3936 struct hns3_cmd_desc desc;
3941 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_RX_PRIV_BUFF_ALLOC, false);
3942 req = (struct hns3_rx_priv_buff_cmd *)desc.data;
3944 /* Alloc private buffer TCs */
3945 for (i = 0; i < HNS3_MAX_TC_NUM; i++) {
3946 struct hns3_priv_buf *priv = &buf_alloc->priv_buf[i];
3949 rte_cpu_to_le_16(priv->buf_size >> HNS3_BUF_UNIT_S);
3950 req->buf_num[i] |= rte_cpu_to_le_16(1 << HNS3_TC0_PRI_BUF_EN_B);
3953 buf_size = buf_alloc->s_buf.buf_size;
3954 req->shared_buf = rte_cpu_to_le_16((buf_size >> HNS3_BUF_UNIT_S) |
3955 (1 << HNS3_TC0_PRI_BUF_EN_B));
3957 ret = hns3_cmd_send(hw, &desc, 1);
3959 PMD_INIT_LOG(ERR, "rx private buffer alloc cmd failed %d", ret);
3965 hns3_rx_priv_wl_config(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
3967 #define HNS3_RX_PRIV_WL_ALLOC_DESC_NUM 2
3968 struct hns3_rx_priv_wl_buf *req;
3969 struct hns3_priv_buf *priv;
3970 struct hns3_cmd_desc desc[HNS3_RX_PRIV_WL_ALLOC_DESC_NUM];
3974 for (i = 0; i < HNS3_RX_PRIV_WL_ALLOC_DESC_NUM; i++) {
3975 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_RX_PRIV_WL_ALLOC,
3977 req = (struct hns3_rx_priv_wl_buf *)desc[i].data;
3979 /* The first descriptor set the NEXT bit to 1 */
3981 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
3983 desc[i].flag &= ~rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
3985 for (j = 0; j < HNS3_TC_NUM_ONE_DESC; j++) {
3986 uint32_t idx = i * HNS3_TC_NUM_ONE_DESC + j;
3988 priv = &buf_alloc->priv_buf[idx];
3989 req->tc_wl[j].high = rte_cpu_to_le_16(priv->wl.high >>
3991 req->tc_wl[j].high |=
3992 rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
3993 req->tc_wl[j].low = rte_cpu_to_le_16(priv->wl.low >>
3995 req->tc_wl[j].low |=
3996 rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
4000 /* Send 2 descriptor at one time */
4001 ret = hns3_cmd_send(hw, desc, HNS3_RX_PRIV_WL_ALLOC_DESC_NUM);
4003 PMD_INIT_LOG(ERR, "rx private waterline config cmd failed %d",
4009 hns3_common_thrd_config(struct hns3_hw *hw,
4010 struct hns3_pkt_buf_alloc *buf_alloc)
4012 #define HNS3_RX_COM_THRD_ALLOC_DESC_NUM 2
4013 struct hns3_shared_buf *s_buf = &buf_alloc->s_buf;
4014 struct hns3_rx_com_thrd *req;
4015 struct hns3_cmd_desc desc[HNS3_RX_COM_THRD_ALLOC_DESC_NUM];
4016 struct hns3_tc_thrd *tc;
4021 for (i = 0; i < HNS3_RX_COM_THRD_ALLOC_DESC_NUM; i++) {
4022 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_RX_COM_THRD_ALLOC,
4024 req = (struct hns3_rx_com_thrd *)&desc[i].data;
4026 /* The first descriptor set the NEXT bit to 1 */
4028 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
4030 desc[i].flag &= ~rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
4032 for (j = 0; j < HNS3_TC_NUM_ONE_DESC; j++) {
4033 tc_idx = i * HNS3_TC_NUM_ONE_DESC + j;
4034 tc = &s_buf->tc_thrd[tc_idx];
4036 req->com_thrd[j].high =
4037 rte_cpu_to_le_16(tc->high >> HNS3_BUF_UNIT_S);
4038 req->com_thrd[j].high |=
4039 rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
4040 req->com_thrd[j].low =
4041 rte_cpu_to_le_16(tc->low >> HNS3_BUF_UNIT_S);
4042 req->com_thrd[j].low |=
4043 rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
4047 /* Send 2 descriptors at one time */
4048 ret = hns3_cmd_send(hw, desc, HNS3_RX_COM_THRD_ALLOC_DESC_NUM);
4050 PMD_INIT_LOG(ERR, "common threshold config cmd failed %d", ret);
4056 hns3_common_wl_config(struct hns3_hw *hw, struct hns3_pkt_buf_alloc *buf_alloc)
4058 struct hns3_shared_buf *buf = &buf_alloc->s_buf;
4059 struct hns3_rx_com_wl *req;
4060 struct hns3_cmd_desc desc;
4063 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_RX_COM_WL_ALLOC, false);
4065 req = (struct hns3_rx_com_wl *)desc.data;
4066 req->com_wl.high = rte_cpu_to_le_16(buf->self.high >> HNS3_BUF_UNIT_S);
4067 req->com_wl.high |= rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
4069 req->com_wl.low = rte_cpu_to_le_16(buf->self.low >> HNS3_BUF_UNIT_S);
4070 req->com_wl.low |= rte_cpu_to_le_16(BIT(HNS3_RX_PRIV_EN_B));
4072 ret = hns3_cmd_send(hw, &desc, 1);
4074 PMD_INIT_LOG(ERR, "common waterline config cmd failed %d", ret);
4080 hns3_buffer_alloc(struct hns3_hw *hw)
4082 struct hns3_pkt_buf_alloc pkt_buf;
4085 memset(&pkt_buf, 0, sizeof(pkt_buf));
4086 ret = hns3_tx_buffer_calc(hw, &pkt_buf);
4089 "could not calc tx buffer size for all TCs %d",
4094 ret = hns3_tx_buffer_alloc(hw, &pkt_buf);
4096 PMD_INIT_LOG(ERR, "could not alloc tx buffers %d", ret);
4100 ret = hns3_rx_buffer_calc(hw, &pkt_buf);
4103 "could not calc rx priv buffer size for all TCs %d",
4108 ret = hns3_rx_priv_buf_alloc(hw, &pkt_buf);
4110 PMD_INIT_LOG(ERR, "could not alloc rx priv buffer %d", ret);
4114 if (hns3_dev_get_support(hw, DCB)) {
4115 ret = hns3_rx_priv_wl_config(hw, &pkt_buf);
4118 "could not configure rx private waterline %d",
4123 ret = hns3_common_thrd_config(hw, &pkt_buf);
4126 "could not configure common threshold %d",
4132 ret = hns3_common_wl_config(hw, &pkt_buf);
4134 PMD_INIT_LOG(ERR, "could not configure common waterline %d",
4141 hns3_mac_init(struct hns3_hw *hw)
4143 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
4144 struct hns3_mac *mac = &hw->mac;
4145 struct hns3_pf *pf = &hns->pf;
4148 pf->support_sfp_query = true;
4149 mac->link_duplex = RTE_ETH_LINK_FULL_DUPLEX;
4150 ret = hns3_cfg_mac_speed_dup_hw(hw, mac->link_speed, mac->link_duplex);
4152 PMD_INIT_LOG(ERR, "Config mac speed dup fail ret = %d", ret);
4156 mac->link_status = RTE_ETH_LINK_DOWN;
4158 return hns3_config_mtu(hw, pf->mps);
4162 hns3_get_mac_ethertype_cmd_status(uint16_t cmdq_resp, uint8_t resp_code)
4164 #define HNS3_ETHERTYPE_SUCCESS_ADD 0
4165 #define HNS3_ETHERTYPE_ALREADY_ADD 1
4166 #define HNS3_ETHERTYPE_MGR_TBL_OVERFLOW 2
4167 #define HNS3_ETHERTYPE_KEY_CONFLICT 3
4172 "cmdq execute failed for get_mac_ethertype_cmd_status, status=%u.\n",
4177 switch (resp_code) {
4178 case HNS3_ETHERTYPE_SUCCESS_ADD:
4179 case HNS3_ETHERTYPE_ALREADY_ADD:
4182 case HNS3_ETHERTYPE_MGR_TBL_OVERFLOW:
4184 "add mac ethertype failed for manager table overflow.");
4185 return_status = -EIO;
4187 case HNS3_ETHERTYPE_KEY_CONFLICT:
4188 PMD_INIT_LOG(ERR, "add mac ethertype failed for key conflict.");
4189 return_status = -EIO;
4193 "add mac ethertype failed for undefined, code=%u.",
4195 return_status = -EIO;
4199 return return_status;
4203 hns3_add_mgr_tbl(struct hns3_hw *hw,
4204 const struct hns3_mac_mgr_tbl_entry_cmd *req)
4206 struct hns3_cmd_desc desc;
4211 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_MAC_ETHTYPE_ADD, false);
4212 memcpy(desc.data, req, sizeof(struct hns3_mac_mgr_tbl_entry_cmd));
4214 ret = hns3_cmd_send(hw, &desc, 1);
4217 "add mac ethertype failed for cmd_send, ret =%d.",
4222 resp_code = (rte_le_to_cpu_32(desc.data[0]) >> 8) & 0xff;
4223 retval = rte_le_to_cpu_16(desc.retval);
4225 return hns3_get_mac_ethertype_cmd_status(retval, resp_code);
4229 hns3_prepare_mgr_tbl(struct hns3_mac_mgr_tbl_entry_cmd *mgr_table,
4230 int *table_item_num)
4232 struct hns3_mac_mgr_tbl_entry_cmd *tbl;
4235 * In current version, we add one item in management table as below:
4236 * 0x0180C200000E -- LLDP MC address
4239 tbl->flags = HNS3_MAC_MGR_MASK_VLAN_B;
4240 tbl->ethter_type = rte_cpu_to_le_16(HNS3_MAC_ETHERTYPE_LLDP);
4241 tbl->mac_addr_hi32 = rte_cpu_to_le_32(htonl(0x0180C200));
4242 tbl->mac_addr_lo16 = rte_cpu_to_le_16(htons(0x000E));
4243 tbl->i_port_bitmap = 0x1;
4244 *table_item_num = 1;
4248 hns3_init_mgr_tbl(struct hns3_hw *hw)
4250 #define HNS_MAC_MGR_TBL_MAX_SIZE 16
4251 struct hns3_mac_mgr_tbl_entry_cmd mgr_table[HNS_MAC_MGR_TBL_MAX_SIZE];
4256 memset(mgr_table, 0, sizeof(mgr_table));
4257 hns3_prepare_mgr_tbl(mgr_table, &table_item_num);
4258 for (i = 0; i < table_item_num; i++) {
4259 ret = hns3_add_mgr_tbl(hw, &mgr_table[i]);
4261 PMD_INIT_LOG(ERR, "add mac ethertype failed, ret =%d",
4271 hns3_promisc_param_init(struct hns3_promisc_param *param, bool en_uc,
4272 bool en_mc, bool en_bc, int vport_id)
4277 memset(param, 0, sizeof(struct hns3_promisc_param));
4279 param->enable = HNS3_PROMISC_EN_UC;
4281 param->enable |= HNS3_PROMISC_EN_MC;
4283 param->enable |= HNS3_PROMISC_EN_BC;
4284 param->vf_id = vport_id;
4288 hns3_cmd_set_promisc_mode(struct hns3_hw *hw, struct hns3_promisc_param *param)
4290 struct hns3_promisc_cfg_cmd *req;
4291 struct hns3_cmd_desc desc;
4294 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CFG_PROMISC_MODE, false);
4296 req = (struct hns3_promisc_cfg_cmd *)desc.data;
4297 req->vf_id = param->vf_id;
4298 req->flag = (param->enable << HNS3_PROMISC_EN_B) |
4299 HNS3_PROMISC_TX_EN_B | HNS3_PROMISC_RX_EN_B;
4301 ret = hns3_cmd_send(hw, &desc, 1);
4303 PMD_INIT_LOG(ERR, "Set promisc mode fail, ret = %d", ret);
4309 hns3_set_promisc_mode(struct hns3_hw *hw, bool en_uc_pmc, bool en_mc_pmc)
4311 struct hns3_promisc_param param;
4312 bool en_bc_pmc = true;
4316 * In current version VF is not supported when PF is driven by DPDK
4317 * driver, just need to configure parameters for PF vport.
4319 vf_id = HNS3_PF_FUNC_ID;
4321 hns3_promisc_param_init(¶m, en_uc_pmc, en_mc_pmc, en_bc_pmc, vf_id);
4322 return hns3_cmd_set_promisc_mode(hw, ¶m);
4326 hns3_promisc_init(struct hns3_hw *hw)
4328 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
4329 struct hns3_pf *pf = &hns->pf;
4330 struct hns3_promisc_param param;
4334 ret = hns3_set_promisc_mode(hw, false, false);
4336 PMD_INIT_LOG(ERR, "failed to set promisc mode, ret = %d", ret);
4341 * In current version VFs are not supported when PF is driven by DPDK
4342 * driver. After PF has been taken over by DPDK, the original VF will
4343 * be invalid. So, there is a possibility of entry residues. It should
4344 * clear VFs's promisc mode to avoid unnecessary bandwidth usage
4347 for (func_id = HNS3_1ST_VF_FUNC_ID; func_id < pf->func_num; func_id++) {
4348 hns3_promisc_param_init(¶m, false, false, false, func_id);
4349 ret = hns3_cmd_set_promisc_mode(hw, ¶m);
4351 PMD_INIT_LOG(ERR, "failed to clear vf:%u promisc mode,"
4352 " ret = %d", func_id, ret);
4361 hns3_promisc_uninit(struct hns3_hw *hw)
4363 struct hns3_promisc_param param;
4367 func_id = HNS3_PF_FUNC_ID;
4370 * In current version VFs are not supported when PF is driven by
4371 * DPDK driver, and VFs' promisc mode status has been cleared during
4372 * init and their status will not change. So just clear PF's promisc
4373 * mode status during uninit.
4375 hns3_promisc_param_init(¶m, false, false, false, func_id);
4376 ret = hns3_cmd_set_promisc_mode(hw, ¶m);
4378 PMD_INIT_LOG(ERR, "failed to clear promisc status during"
4379 " uninit, ret = %d", ret);
4383 hns3_dev_promiscuous_enable(struct rte_eth_dev *dev)
4385 bool allmulti = dev->data->all_multicast ? true : false;
4386 struct hns3_adapter *hns = dev->data->dev_private;
4387 struct hns3_hw *hw = &hns->hw;
4392 rte_spinlock_lock(&hw->lock);
4393 ret = hns3_set_promisc_mode(hw, true, true);
4395 rte_spinlock_unlock(&hw->lock);
4396 hns3_err(hw, "failed to enable promiscuous mode, ret = %d",
4402 * When promiscuous mode was enabled, disable the vlan filter to let
4403 * all packets coming in in the receiving direction.
4405 offloads = dev->data->dev_conf.rxmode.offloads;
4406 if (offloads & RTE_ETH_RX_OFFLOAD_VLAN_FILTER) {
4407 ret = hns3_enable_vlan_filter(hns, false);
4409 hns3_err(hw, "failed to enable promiscuous mode due to "
4410 "failure to disable vlan filter, ret = %d",
4412 err = hns3_set_promisc_mode(hw, false, allmulti);
4414 hns3_err(hw, "failed to restore promiscuous "
4415 "status after disable vlan filter "
4416 "failed during enabling promiscuous "
4417 "mode, ret = %d", ret);
4421 rte_spinlock_unlock(&hw->lock);
4427 hns3_dev_promiscuous_disable(struct rte_eth_dev *dev)
4429 bool allmulti = dev->data->all_multicast ? true : false;
4430 struct hns3_adapter *hns = dev->data->dev_private;
4431 struct hns3_hw *hw = &hns->hw;
4436 /* If now in all_multicast mode, must remain in all_multicast mode. */
4437 rte_spinlock_lock(&hw->lock);
4438 ret = hns3_set_promisc_mode(hw, false, allmulti);
4440 rte_spinlock_unlock(&hw->lock);
4441 hns3_err(hw, "failed to disable promiscuous mode, ret = %d",
4445 /* when promiscuous mode was disabled, restore the vlan filter status */
4446 offloads = dev->data->dev_conf.rxmode.offloads;
4447 if (offloads & RTE_ETH_RX_OFFLOAD_VLAN_FILTER) {
4448 ret = hns3_enable_vlan_filter(hns, true);
4450 hns3_err(hw, "failed to disable promiscuous mode due to"
4451 " failure to restore vlan filter, ret = %d",
4453 err = hns3_set_promisc_mode(hw, true, true);
4455 hns3_err(hw, "failed to restore promiscuous "
4456 "status after enabling vlan filter "
4457 "failed during disabling promiscuous "
4458 "mode, ret = %d", ret);
4461 rte_spinlock_unlock(&hw->lock);
4467 hns3_dev_allmulticast_enable(struct rte_eth_dev *dev)
4469 struct hns3_adapter *hns = dev->data->dev_private;
4470 struct hns3_hw *hw = &hns->hw;
4473 if (dev->data->promiscuous)
4476 rte_spinlock_lock(&hw->lock);
4477 ret = hns3_set_promisc_mode(hw, false, true);
4478 rte_spinlock_unlock(&hw->lock);
4480 hns3_err(hw, "failed to enable allmulticast mode, ret = %d",
4487 hns3_dev_allmulticast_disable(struct rte_eth_dev *dev)
4489 struct hns3_adapter *hns = dev->data->dev_private;
4490 struct hns3_hw *hw = &hns->hw;
4493 /* If now in promiscuous mode, must remain in all_multicast mode. */
4494 if (dev->data->promiscuous)
4497 rte_spinlock_lock(&hw->lock);
4498 ret = hns3_set_promisc_mode(hw, false, false);
4499 rte_spinlock_unlock(&hw->lock);
4501 hns3_err(hw, "failed to disable allmulticast mode, ret = %d",
4508 hns3_dev_promisc_restore(struct hns3_adapter *hns)
4510 struct hns3_hw *hw = &hns->hw;
4511 bool allmulti = hw->data->all_multicast ? true : false;
4514 if (hw->data->promiscuous) {
4515 ret = hns3_set_promisc_mode(hw, true, true);
4517 hns3_err(hw, "failed to restore promiscuous mode, "
4522 ret = hns3_set_promisc_mode(hw, false, allmulti);
4524 hns3_err(hw, "failed to restore allmulticast mode, ret = %d",
4530 hns3_get_sfp_info(struct hns3_hw *hw, struct hns3_mac *mac_info)
4532 struct hns3_sfp_info_cmd *resp;
4533 struct hns3_cmd_desc desc;
4536 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_GET_SFP_INFO, true);
4537 resp = (struct hns3_sfp_info_cmd *)desc.data;
4538 resp->query_type = HNS3_ACTIVE_QUERY;
4540 ret = hns3_cmd_send(hw, &desc, 1);
4541 if (ret == -EOPNOTSUPP) {
4542 hns3_warn(hw, "firmware does not support get SFP info,"
4546 hns3_err(hw, "get sfp info failed, ret = %d.", ret);
4551 * In some case, the speed of MAC obtained from firmware may be 0, it
4552 * shouldn't be set to mac->speed.
4554 if (!rte_le_to_cpu_32(resp->sfp_speed))
4557 mac_info->link_speed = rte_le_to_cpu_32(resp->sfp_speed);
4559 * if resp->supported_speed is 0, it means it's an old version
4560 * firmware, do not update these params.
4562 if (resp->supported_speed) {
4563 mac_info->query_type = HNS3_ACTIVE_QUERY;
4564 mac_info->supported_speed =
4565 rte_le_to_cpu_32(resp->supported_speed);
4566 mac_info->support_autoneg = resp->autoneg_ability;
4567 mac_info->link_autoneg = (resp->autoneg == 0) ? RTE_ETH_LINK_FIXED
4568 : RTE_ETH_LINK_AUTONEG;
4570 mac_info->query_type = HNS3_DEFAULT_QUERY;
4577 hns3_check_speed_dup(uint8_t duplex, uint32_t speed)
4579 if (!(speed == RTE_ETH_SPEED_NUM_10M || speed == RTE_ETH_SPEED_NUM_100M))
4580 duplex = RTE_ETH_LINK_FULL_DUPLEX;
4586 hns3_cfg_mac_speed_dup(struct hns3_hw *hw, uint32_t speed, uint8_t duplex)
4588 struct hns3_mac *mac = &hw->mac;
4591 duplex = hns3_check_speed_dup(duplex, speed);
4592 if (mac->link_speed == speed && mac->link_duplex == duplex)
4595 ret = hns3_cfg_mac_speed_dup_hw(hw, speed, duplex);
4599 ret = hns3_port_shaper_update(hw, speed);
4603 mac->link_speed = speed;
4604 mac->link_duplex = duplex;
4610 hns3_update_fiber_link_info(struct hns3_hw *hw)
4612 struct hns3_pf *pf = HNS3_DEV_HW_TO_PF(hw);
4613 struct hns3_mac *mac = &hw->mac;
4614 struct hns3_mac mac_info;
4617 /* If firmware do not support get SFP/qSFP speed, return directly */
4618 if (!pf->support_sfp_query)
4621 memset(&mac_info, 0, sizeof(struct hns3_mac));
4622 ret = hns3_get_sfp_info(hw, &mac_info);
4623 if (ret == -EOPNOTSUPP) {
4624 pf->support_sfp_query = false;
4629 /* Do nothing if no SFP */
4630 if (mac_info.link_speed == RTE_ETH_SPEED_NUM_NONE)
4634 * If query_type is HNS3_ACTIVE_QUERY, it is no need
4635 * to reconfigure the speed of MAC. Otherwise, it indicates
4636 * that the current firmware only supports to obtain the
4637 * speed of the SFP, and the speed of MAC needs to reconfigure.
4639 mac->query_type = mac_info.query_type;
4640 if (mac->query_type == HNS3_ACTIVE_QUERY) {
4641 if (mac_info.link_speed != mac->link_speed) {
4642 ret = hns3_port_shaper_update(hw, mac_info.link_speed);
4647 mac->link_speed = mac_info.link_speed;
4648 mac->supported_speed = mac_info.supported_speed;
4649 mac->support_autoneg = mac_info.support_autoneg;
4650 mac->link_autoneg = mac_info.link_autoneg;
4655 /* Config full duplex for SFP */
4656 return hns3_cfg_mac_speed_dup(hw, mac_info.link_speed,
4657 RTE_ETH_LINK_FULL_DUPLEX);
4661 hns3_parse_copper_phy_params(struct hns3_cmd_desc *desc, struct hns3_mac *mac)
4663 #define HNS3_PHY_SUPPORTED_SPEED_MASK 0x2f
4665 struct hns3_phy_params_bd0_cmd *req;
4668 req = (struct hns3_phy_params_bd0_cmd *)desc[0].data;
4669 mac->link_speed = rte_le_to_cpu_32(req->speed);
4670 mac->link_duplex = hns3_get_bit(req->duplex,
4671 HNS3_PHY_DUPLEX_CFG_B);
4672 mac->link_autoneg = hns3_get_bit(req->autoneg,
4673 HNS3_PHY_AUTONEG_CFG_B);
4674 mac->advertising = rte_le_to_cpu_32(req->advertising);
4675 mac->lp_advertising = rte_le_to_cpu_32(req->lp_advertising);
4676 supported = rte_le_to_cpu_32(req->supported);
4677 mac->supported_speed = supported & HNS3_PHY_SUPPORTED_SPEED_MASK;
4678 mac->support_autoneg = !!(supported & HNS3_PHY_LINK_MODE_AUTONEG_BIT);
4682 hns3_get_copper_phy_params(struct hns3_hw *hw, struct hns3_mac *mac)
4684 struct hns3_cmd_desc desc[HNS3_PHY_PARAM_CFG_BD_NUM];
4688 for (i = 0; i < HNS3_PHY_PARAM_CFG_BD_NUM - 1; i++) {
4689 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_PHY_PARAM_CFG,
4691 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
4693 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_PHY_PARAM_CFG, true);
4695 ret = hns3_cmd_send(hw, desc, HNS3_PHY_PARAM_CFG_BD_NUM);
4697 hns3_err(hw, "get phy parameters failed, ret = %d.", ret);
4701 hns3_parse_copper_phy_params(desc, mac);
4707 hns3_update_copper_link_info(struct hns3_hw *hw)
4709 struct hns3_mac *mac = &hw->mac;
4710 struct hns3_mac mac_info;
4713 memset(&mac_info, 0, sizeof(struct hns3_mac));
4714 ret = hns3_get_copper_phy_params(hw, &mac_info);
4718 if (mac_info.link_speed != mac->link_speed) {
4719 ret = hns3_port_shaper_update(hw, mac_info.link_speed);
4724 mac->link_speed = mac_info.link_speed;
4725 mac->link_duplex = mac_info.link_duplex;
4726 mac->link_autoneg = mac_info.link_autoneg;
4727 mac->supported_speed = mac_info.supported_speed;
4728 mac->advertising = mac_info.advertising;
4729 mac->lp_advertising = mac_info.lp_advertising;
4730 mac->support_autoneg = mac_info.support_autoneg;
4736 hns3_update_link_info(struct rte_eth_dev *eth_dev)
4738 struct hns3_adapter *hns = eth_dev->data->dev_private;
4739 struct hns3_hw *hw = &hns->hw;
4742 if (hw->mac.media_type == HNS3_MEDIA_TYPE_COPPER)
4743 ret = hns3_update_copper_link_info(hw);
4744 else if (hw->mac.media_type == HNS3_MEDIA_TYPE_FIBER)
4745 ret = hns3_update_fiber_link_info(hw);
4751 hns3_cfg_mac_mode(struct hns3_hw *hw, bool enable)
4753 struct hns3_config_mac_mode_cmd *req;
4754 struct hns3_cmd_desc desc;
4755 uint32_t loop_en = 0;
4759 req = (struct hns3_config_mac_mode_cmd *)desc.data;
4761 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_MAC_MODE, false);
4764 hns3_set_bit(loop_en, HNS3_MAC_TX_EN_B, val);
4765 hns3_set_bit(loop_en, HNS3_MAC_RX_EN_B, val);
4766 hns3_set_bit(loop_en, HNS3_MAC_PAD_TX_B, val);
4767 hns3_set_bit(loop_en, HNS3_MAC_PAD_RX_B, val);
4768 hns3_set_bit(loop_en, HNS3_MAC_1588_TX_B, 0);
4769 hns3_set_bit(loop_en, HNS3_MAC_1588_RX_B, 0);
4770 hns3_set_bit(loop_en, HNS3_MAC_APP_LP_B, 0);
4771 hns3_set_bit(loop_en, HNS3_MAC_LINE_LP_B, 0);
4772 hns3_set_bit(loop_en, HNS3_MAC_FCS_TX_B, val);
4773 hns3_set_bit(loop_en, HNS3_MAC_RX_FCS_B, val);
4776 * If RTE_ETH_RX_OFFLOAD_KEEP_CRC offload is set, MAC will not strip CRC
4777 * when receiving frames. Otherwise, CRC will be stripped.
4779 if (hw->data->dev_conf.rxmode.offloads & RTE_ETH_RX_OFFLOAD_KEEP_CRC)
4780 hns3_set_bit(loop_en, HNS3_MAC_RX_FCS_STRIP_B, 0);
4782 hns3_set_bit(loop_en, HNS3_MAC_RX_FCS_STRIP_B, val);
4783 hns3_set_bit(loop_en, HNS3_MAC_TX_OVERSIZE_TRUNCATE_B, val);
4784 hns3_set_bit(loop_en, HNS3_MAC_RX_OVERSIZE_TRUNCATE_B, val);
4785 hns3_set_bit(loop_en, HNS3_MAC_TX_UNDER_MIN_ERR_B, val);
4786 req->txrx_pad_fcs_loop_en = rte_cpu_to_le_32(loop_en);
4788 ret = hns3_cmd_send(hw, &desc, 1);
4790 PMD_INIT_LOG(ERR, "mac enable fail, ret =%d.", ret);
4796 hns3_get_mac_link_status(struct hns3_hw *hw)
4798 struct hns3_link_status_cmd *req;
4799 struct hns3_cmd_desc desc;
4803 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_QUERY_LINK_STATUS, true);
4804 ret = hns3_cmd_send(hw, &desc, 1);
4806 hns3_err(hw, "get link status cmd failed %d", ret);
4807 return RTE_ETH_LINK_DOWN;
4810 req = (struct hns3_link_status_cmd *)desc.data;
4811 link_status = req->status & HNS3_LINK_STATUS_UP_M;
4813 return !!link_status;
4817 hns3_update_link_status(struct hns3_hw *hw)
4821 state = hns3_get_mac_link_status(hw);
4822 if (state != hw->mac.link_status) {
4823 hw->mac.link_status = state;
4824 hns3_warn(hw, "Link status change to %s!", state ? "up" : "down");
4832 hns3_update_linkstatus_and_event(struct hns3_hw *hw, bool query)
4834 struct rte_eth_dev *dev = &rte_eth_devices[hw->data->port_id];
4835 struct rte_eth_link new_link;
4839 hns3_update_port_link_info(dev);
4841 memset(&new_link, 0, sizeof(new_link));
4842 hns3_setup_linkstatus(dev, &new_link);
4844 ret = rte_eth_linkstatus_set(dev, &new_link);
4845 if (ret == 0 && dev->data->dev_conf.intr_conf.lsc != 0)
4846 hns3_start_report_lse(dev);
4850 hns3_service_handler(void *param)
4852 struct rte_eth_dev *eth_dev = (struct rte_eth_dev *)param;
4853 struct hns3_adapter *hns = eth_dev->data->dev_private;
4854 struct hns3_hw *hw = &hns->hw;
4856 if (!hns3_is_reset_pending(hns))
4857 hns3_update_linkstatus_and_event(hw, true);
4859 hns3_warn(hw, "Cancel the query when reset is pending");
4861 rte_eal_alarm_set(HNS3_SERVICE_INTERVAL, hns3_service_handler, eth_dev);
4865 hns3_init_hardware(struct hns3_adapter *hns)
4867 struct hns3_hw *hw = &hns->hw;
4870 ret = hns3_map_tqp(hw);
4872 PMD_INIT_LOG(ERR, "Failed to map tqp: %d", ret);
4876 ret = hns3_init_umv_space(hw);
4878 PMD_INIT_LOG(ERR, "Failed to init umv space: %d", ret);
4882 ret = hns3_mac_init(hw);
4884 PMD_INIT_LOG(ERR, "Failed to init MAC: %d", ret);
4888 ret = hns3_init_mgr_tbl(hw);
4890 PMD_INIT_LOG(ERR, "Failed to init manager table: %d", ret);
4894 ret = hns3_promisc_init(hw);
4896 PMD_INIT_LOG(ERR, "Failed to init promisc: %d",
4901 ret = hns3_init_vlan_config(hns);
4903 PMD_INIT_LOG(ERR, "Failed to init vlan: %d", ret);
4907 ret = hns3_dcb_init(hw);
4909 PMD_INIT_LOG(ERR, "Failed to init dcb: %d", ret);
4913 ret = hns3_init_fd_config(hns);
4915 PMD_INIT_LOG(ERR, "Failed to init flow director: %d", ret);
4919 ret = hns3_config_tso(hw, HNS3_TSO_MSS_MIN, HNS3_TSO_MSS_MAX);
4921 PMD_INIT_LOG(ERR, "Failed to config tso: %d", ret);
4925 ret = hns3_config_gro(hw, false);
4927 PMD_INIT_LOG(ERR, "Failed to config gro: %d", ret);
4932 * In the initialization clearing the all hardware mapping relationship
4933 * configurations between queues and interrupt vectors is needed, so
4934 * some error caused by the residual configurations, such as the
4935 * unexpected interrupt, can be avoid.
4937 ret = hns3_init_ring_with_vector(hw);
4939 PMD_INIT_LOG(ERR, "Failed to init ring intr vector: %d", ret);
4946 hns3_uninit_umv_space(hw);
4951 hns3_clear_hw(struct hns3_hw *hw)
4953 struct hns3_cmd_desc desc;
4956 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CLEAR_HW_STATE, false);
4958 ret = hns3_cmd_send(hw, &desc, 1);
4959 if (ret && ret != -EOPNOTSUPP)
4966 hns3_config_all_msix_error(struct hns3_hw *hw, bool enable)
4971 * The new firmware support report more hardware error types by
4972 * msix mode. These errors are defined as RAS errors in hardware
4973 * and belong to a different type from the MSI-x errors processed
4974 * by the network driver.
4976 * Network driver should open the new error report on initialization.
4978 val = hns3_read_dev(hw, HNS3_VECTOR0_OTER_EN_REG);
4979 hns3_set_bit(val, HNS3_VECTOR0_ALL_MSIX_ERR_B, enable ? 1 : 0);
4980 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, val);
4984 hns3_set_firber_default_support_speed(struct hns3_hw *hw)
4986 struct hns3_mac *mac = &hw->mac;
4988 switch (mac->link_speed) {
4989 case RTE_ETH_SPEED_NUM_1G:
4990 return HNS3_FIBER_LINK_SPEED_1G_BIT;
4991 case RTE_ETH_SPEED_NUM_10G:
4992 return HNS3_FIBER_LINK_SPEED_10G_BIT;
4993 case RTE_ETH_SPEED_NUM_25G:
4994 return HNS3_FIBER_LINK_SPEED_25G_BIT;
4995 case RTE_ETH_SPEED_NUM_40G:
4996 return HNS3_FIBER_LINK_SPEED_40G_BIT;
4997 case RTE_ETH_SPEED_NUM_50G:
4998 return HNS3_FIBER_LINK_SPEED_50G_BIT;
4999 case RTE_ETH_SPEED_NUM_100G:
5000 return HNS3_FIBER_LINK_SPEED_100G_BIT;
5001 case RTE_ETH_SPEED_NUM_200G:
5002 return HNS3_FIBER_LINK_SPEED_200G_BIT;
5004 hns3_warn(hw, "invalid speed %u Mbps.", mac->link_speed);
5010 * Validity of supported_speed for firber and copper media type can be
5011 * guaranteed by the following policy:
5013 * Although the initialization of the phy in the firmware may not be
5014 * completed, the firmware can guarantees that the supported_speed is
5017 * If the version of firmware supports the acitive query way of the
5018 * HNS3_OPC_GET_SFP_INFO opcode, the supported_speed can be obtained
5019 * through it. If unsupported, use the SFP's speed as the value of the
5023 hns3_get_port_supported_speed(struct rte_eth_dev *eth_dev)
5025 struct hns3_adapter *hns = eth_dev->data->dev_private;
5026 struct hns3_hw *hw = &hns->hw;
5027 struct hns3_mac *mac = &hw->mac;
5030 ret = hns3_update_link_info(eth_dev);
5034 if (mac->media_type == HNS3_MEDIA_TYPE_FIBER) {
5036 * Some firmware does not support the report of supported_speed,
5037 * and only report the effective speed of SFP. In this case, it
5038 * is necessary to use the SFP's speed as the supported_speed.
5040 if (mac->supported_speed == 0)
5041 mac->supported_speed =
5042 hns3_set_firber_default_support_speed(hw);
5049 hns3_get_fc_autoneg_capability(struct hns3_adapter *hns)
5051 struct hns3_mac *mac = &hns->hw.mac;
5053 if (mac->media_type == HNS3_MEDIA_TYPE_COPPER) {
5054 hns->pf.support_fc_autoneg = true;
5059 * Flow control auto-negotiation requires the cooperation of the driver
5060 * and firmware. Currently, the optical port does not support flow
5061 * control auto-negotiation.
5063 hns->pf.support_fc_autoneg = false;
5067 hns3_init_pf(struct rte_eth_dev *eth_dev)
5069 struct rte_device *dev = eth_dev->device;
5070 struct rte_pci_device *pci_dev = RTE_DEV_TO_PCI(dev);
5071 struct hns3_adapter *hns = eth_dev->data->dev_private;
5072 struct hns3_hw *hw = &hns->hw;
5075 PMD_INIT_FUNC_TRACE();
5077 /* Get hardware io base address from pcie BAR2 IO space */
5078 hw->io_base = pci_dev->mem_resource[2].addr;
5080 /* Firmware command queue initialize */
5081 ret = hns3_cmd_init_queue(hw);
5083 PMD_INIT_LOG(ERR, "Failed to init cmd queue: %d", ret);
5084 goto err_cmd_init_queue;
5087 hns3_clear_all_event_cause(hw);
5089 /* Firmware command initialize */
5090 ret = hns3_cmd_init(hw);
5092 PMD_INIT_LOG(ERR, "Failed to init cmd: %d", ret);
5096 hns3_tx_push_init(eth_dev);
5099 * To ensure that the hardware environment is clean during
5100 * initialization, the driver actively clear the hardware environment
5101 * during initialization, including PF and corresponding VFs' vlan, mac,
5102 * flow table configurations, etc.
5104 ret = hns3_clear_hw(hw);
5106 PMD_INIT_LOG(ERR, "failed to clear hardware: %d", ret);
5110 /* Hardware statistics of imissed registers cleared. */
5111 ret = hns3_update_imissed_stats(hw, true);
5113 hns3_err(hw, "clear imissed stats failed, ret = %d", ret);
5117 hns3_config_all_msix_error(hw, true);
5119 ret = rte_intr_callback_register(pci_dev->intr_handle,
5120 hns3_interrupt_handler,
5123 PMD_INIT_LOG(ERR, "Failed to register intr: %d", ret);
5124 goto err_intr_callback_register;
5127 ret = hns3_ptp_init(hw);
5129 goto err_get_config;
5131 /* Enable interrupt */
5132 rte_intr_enable(pci_dev->intr_handle);
5133 hns3_pf_enable_irq0(hw);
5135 /* Get configuration */
5136 ret = hns3_get_configuration(hw);
5138 PMD_INIT_LOG(ERR, "Failed to fetch configuration: %d", ret);
5139 goto err_get_config;
5142 ret = hns3_tqp_stats_init(hw);
5144 goto err_get_config;
5146 ret = hns3_init_hardware(hns);
5148 PMD_INIT_LOG(ERR, "Failed to init hardware: %d", ret);
5152 /* Initialize flow director filter list & hash */
5153 ret = hns3_fdir_filter_init(hns);
5155 PMD_INIT_LOG(ERR, "Failed to alloc hashmap for fdir: %d", ret);
5159 hns3_rss_set_default_args(hw);
5161 ret = hns3_enable_hw_error_intr(hns, true);
5163 PMD_INIT_LOG(ERR, "fail to enable hw error interrupts: %d",
5165 goto err_enable_intr;
5168 ret = hns3_get_port_supported_speed(eth_dev);
5170 PMD_INIT_LOG(ERR, "failed to get speed capabilities supported "
5171 "by device, ret = %d.", ret);
5172 goto err_supported_speed;
5175 hns3_get_fc_autoneg_capability(hns);
5177 hns3_tm_conf_init(eth_dev);
5181 err_supported_speed:
5182 (void)hns3_enable_hw_error_intr(hns, false);
5184 hns3_fdir_filter_uninit(hns);
5186 hns3_uninit_umv_space(hw);
5188 hns3_tqp_stats_uninit(hw);
5190 hns3_pf_disable_irq0(hw);
5191 rte_intr_disable(pci_dev->intr_handle);
5192 hns3_intr_unregister(pci_dev->intr_handle, hns3_interrupt_handler,
5194 err_intr_callback_register:
5196 hns3_cmd_uninit(hw);
5197 hns3_cmd_destroy_queue(hw);
5205 hns3_uninit_pf(struct rte_eth_dev *eth_dev)
5207 struct hns3_adapter *hns = eth_dev->data->dev_private;
5208 struct rte_device *dev = eth_dev->device;
5209 struct rte_pci_device *pci_dev = RTE_DEV_TO_PCI(dev);
5210 struct hns3_hw *hw = &hns->hw;
5212 PMD_INIT_FUNC_TRACE();
5214 hns3_tm_conf_uninit(eth_dev);
5215 hns3_enable_hw_error_intr(hns, false);
5216 hns3_rss_uninit(hns);
5217 (void)hns3_config_gro(hw, false);
5218 hns3_promisc_uninit(hw);
5219 hns3_flow_uninit(eth_dev);
5220 hns3_fdir_filter_uninit(hns);
5221 hns3_uninit_umv_space(hw);
5222 hns3_tqp_stats_uninit(hw);
5223 hns3_config_mac_tnl_int(hw, false);
5224 hns3_pf_disable_irq0(hw);
5225 rte_intr_disable(pci_dev->intr_handle);
5226 hns3_intr_unregister(pci_dev->intr_handle, hns3_interrupt_handler,
5228 hns3_config_all_msix_error(hw, false);
5229 hns3_cmd_uninit(hw);
5230 hns3_cmd_destroy_queue(hw);
5235 hns3_convert_link_speeds2bitmap_copper(uint32_t link_speeds)
5239 switch (link_speeds & ~RTE_ETH_LINK_SPEED_FIXED) {
5240 case RTE_ETH_LINK_SPEED_10M:
5241 speed_bit = HNS3_PHY_LINK_SPEED_10M_BIT;
5243 case RTE_ETH_LINK_SPEED_10M_HD:
5244 speed_bit = HNS3_PHY_LINK_SPEED_10M_HD_BIT;
5246 case RTE_ETH_LINK_SPEED_100M:
5247 speed_bit = HNS3_PHY_LINK_SPEED_100M_BIT;
5249 case RTE_ETH_LINK_SPEED_100M_HD:
5250 speed_bit = HNS3_PHY_LINK_SPEED_100M_HD_BIT;
5252 case RTE_ETH_LINK_SPEED_1G:
5253 speed_bit = HNS3_PHY_LINK_SPEED_1000M_BIT;
5264 hns3_convert_link_speeds2bitmap_fiber(uint32_t link_speeds)
5268 switch (link_speeds & ~RTE_ETH_LINK_SPEED_FIXED) {
5269 case RTE_ETH_LINK_SPEED_1G:
5270 speed_bit = HNS3_FIBER_LINK_SPEED_1G_BIT;
5272 case RTE_ETH_LINK_SPEED_10G:
5273 speed_bit = HNS3_FIBER_LINK_SPEED_10G_BIT;
5275 case RTE_ETH_LINK_SPEED_25G:
5276 speed_bit = HNS3_FIBER_LINK_SPEED_25G_BIT;
5278 case RTE_ETH_LINK_SPEED_40G:
5279 speed_bit = HNS3_FIBER_LINK_SPEED_40G_BIT;
5281 case RTE_ETH_LINK_SPEED_50G:
5282 speed_bit = HNS3_FIBER_LINK_SPEED_50G_BIT;
5284 case RTE_ETH_LINK_SPEED_100G:
5285 speed_bit = HNS3_FIBER_LINK_SPEED_100G_BIT;
5287 case RTE_ETH_LINK_SPEED_200G:
5288 speed_bit = HNS3_FIBER_LINK_SPEED_200G_BIT;
5299 hns3_check_port_speed(struct hns3_hw *hw, uint32_t link_speeds)
5301 struct hns3_mac *mac = &hw->mac;
5302 uint32_t supported_speed = mac->supported_speed;
5303 uint32_t speed_bit = 0;
5305 if (mac->media_type == HNS3_MEDIA_TYPE_COPPER)
5306 speed_bit = hns3_convert_link_speeds2bitmap_copper(link_speeds);
5307 else if (mac->media_type == HNS3_MEDIA_TYPE_FIBER)
5308 speed_bit = hns3_convert_link_speeds2bitmap_fiber(link_speeds);
5310 if (!(speed_bit & supported_speed)) {
5311 hns3_err(hw, "link_speeds(0x%x) exceeds the supported speed capability or is incorrect.",
5319 static inline uint32_t
5320 hns3_get_link_speed(uint32_t link_speeds)
5322 uint32_t speed = RTE_ETH_SPEED_NUM_NONE;
5324 if (link_speeds & RTE_ETH_LINK_SPEED_10M ||
5325 link_speeds & RTE_ETH_LINK_SPEED_10M_HD)
5326 speed = RTE_ETH_SPEED_NUM_10M;
5327 if (link_speeds & RTE_ETH_LINK_SPEED_100M ||
5328 link_speeds & RTE_ETH_LINK_SPEED_100M_HD)
5329 speed = RTE_ETH_SPEED_NUM_100M;
5330 if (link_speeds & RTE_ETH_LINK_SPEED_1G)
5331 speed = RTE_ETH_SPEED_NUM_1G;
5332 if (link_speeds & RTE_ETH_LINK_SPEED_10G)
5333 speed = RTE_ETH_SPEED_NUM_10G;
5334 if (link_speeds & RTE_ETH_LINK_SPEED_25G)
5335 speed = RTE_ETH_SPEED_NUM_25G;
5336 if (link_speeds & RTE_ETH_LINK_SPEED_40G)
5337 speed = RTE_ETH_SPEED_NUM_40G;
5338 if (link_speeds & RTE_ETH_LINK_SPEED_50G)
5339 speed = RTE_ETH_SPEED_NUM_50G;
5340 if (link_speeds & RTE_ETH_LINK_SPEED_100G)
5341 speed = RTE_ETH_SPEED_NUM_100G;
5342 if (link_speeds & RTE_ETH_LINK_SPEED_200G)
5343 speed = RTE_ETH_SPEED_NUM_200G;
5349 hns3_get_link_duplex(uint32_t link_speeds)
5351 if ((link_speeds & RTE_ETH_LINK_SPEED_10M_HD) ||
5352 (link_speeds & RTE_ETH_LINK_SPEED_100M_HD))
5353 return RTE_ETH_LINK_HALF_DUPLEX;
5355 return RTE_ETH_LINK_FULL_DUPLEX;
5359 hns3_set_copper_port_link_speed(struct hns3_hw *hw,
5360 struct hns3_set_link_speed_cfg *cfg)
5362 struct hns3_cmd_desc desc[HNS3_PHY_PARAM_CFG_BD_NUM];
5363 struct hns3_phy_params_bd0_cmd *req;
5366 for (i = 0; i < HNS3_PHY_PARAM_CFG_BD_NUM - 1; i++) {
5367 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_PHY_PARAM_CFG,
5369 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
5371 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_PHY_PARAM_CFG, false);
5372 req = (struct hns3_phy_params_bd0_cmd *)desc[0].data;
5373 req->autoneg = cfg->autoneg;
5376 * The full speed capability is used to negotiate when
5377 * auto-negotiation is enabled.
5380 req->advertising = HNS3_PHY_LINK_SPEED_10M_BIT |
5381 HNS3_PHY_LINK_SPEED_10M_HD_BIT |
5382 HNS3_PHY_LINK_SPEED_100M_BIT |
5383 HNS3_PHY_LINK_SPEED_100M_HD_BIT |
5384 HNS3_PHY_LINK_SPEED_1000M_BIT;
5386 req->speed = cfg->speed;
5387 req->duplex = cfg->duplex;
5390 return hns3_cmd_send(hw, desc, HNS3_PHY_PARAM_CFG_BD_NUM);
5394 hns3_set_autoneg(struct hns3_hw *hw, bool enable)
5396 struct hns3_config_auto_neg_cmd *req;
5397 struct hns3_cmd_desc desc;
5401 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_AN_MODE, false);
5403 req = (struct hns3_config_auto_neg_cmd *)desc.data;
5405 hns3_set_bit(flag, HNS3_MAC_CFG_AN_EN_B, 1);
5406 req->cfg_an_cmd_flag = rte_cpu_to_le_32(flag);
5408 ret = hns3_cmd_send(hw, &desc, 1);
5410 hns3_err(hw, "autoneg set cmd failed, ret = %d.", ret);
5416 hns3_set_fiber_port_link_speed(struct hns3_hw *hw,
5417 struct hns3_set_link_speed_cfg *cfg)
5421 if (hw->mac.support_autoneg) {
5422 ret = hns3_set_autoneg(hw, cfg->autoneg);
5424 hns3_err(hw, "failed to configure auto-negotiation.");
5429 * To enable auto-negotiation, we only need to open the switch
5430 * of auto-negotiation, then firmware sets all speed
5438 * Some hardware doesn't support auto-negotiation, but users may not
5439 * configure link_speeds (default 0), which means auto-negotiation.
5440 * In this case, a warning message need to be printed, instead of
5444 hns3_warn(hw, "auto-negotiation is not supported, use default fixed speed!");
5448 return hns3_cfg_mac_speed_dup(hw, cfg->speed, cfg->duplex);
5452 hns3_set_port_link_speed(struct hns3_hw *hw,
5453 struct hns3_set_link_speed_cfg *cfg)
5457 if (hw->mac.media_type == HNS3_MEDIA_TYPE_COPPER) {
5458 #if defined(RTE_HNS3_ONLY_1630_FPGA)
5459 struct hns3_pf *pf = HNS3_DEV_HW_TO_PF(hw);
5464 ret = hns3_set_copper_port_link_speed(hw, cfg);
5466 hns3_err(hw, "failed to set copper port link speed,"
5470 } else if (hw->mac.media_type == HNS3_MEDIA_TYPE_FIBER) {
5471 ret = hns3_set_fiber_port_link_speed(hw, cfg);
5473 hns3_err(hw, "failed to set fiber port link speed,"
5483 hns3_apply_link_speed(struct hns3_hw *hw)
5485 struct rte_eth_conf *conf = &hw->data->dev_conf;
5486 struct hns3_set_link_speed_cfg cfg;
5488 memset(&cfg, 0, sizeof(struct hns3_set_link_speed_cfg));
5489 cfg.autoneg = (conf->link_speeds == RTE_ETH_LINK_SPEED_AUTONEG) ?
5490 RTE_ETH_LINK_AUTONEG : RTE_ETH_LINK_FIXED;
5491 if (cfg.autoneg != RTE_ETH_LINK_AUTONEG) {
5492 cfg.speed = hns3_get_link_speed(conf->link_speeds);
5493 cfg.duplex = hns3_get_link_duplex(conf->link_speeds);
5496 return hns3_set_port_link_speed(hw, &cfg);
5500 hns3_do_start(struct hns3_adapter *hns, bool reset_queue)
5502 struct hns3_hw *hw = &hns->hw;
5506 ret = hns3_update_queue_map_configure(hns);
5508 hns3_err(hw, "failed to update queue mapping configuration, ret = %d",
5513 /* Note: hns3_tm_conf_update must be called after configuring DCB. */
5514 ret = hns3_tm_conf_update(hw);
5516 PMD_INIT_LOG(ERR, "failed to update tm conf, ret = %d.", ret);
5520 hns3_enable_rxd_adv_layout(hw);
5522 ret = hns3_init_queues(hns, reset_queue);
5524 PMD_INIT_LOG(ERR, "failed to init queues, ret = %d.", ret);
5528 link_en = hw->set_link_down ? false : true;
5529 ret = hns3_cfg_mac_mode(hw, link_en);
5531 PMD_INIT_LOG(ERR, "failed to enable MAC, ret = %d", ret);
5532 goto err_config_mac_mode;
5535 ret = hns3_apply_link_speed(hw);
5537 goto err_set_link_speed;
5542 (void)hns3_cfg_mac_mode(hw, false);
5544 err_config_mac_mode:
5545 hns3_dev_release_mbufs(hns);
5547 * Here is exception handling, hns3_reset_all_tqps will have the
5548 * corresponding error message if it is handled incorrectly, so it is
5549 * not necessary to check hns3_reset_all_tqps return value, here keep
5550 * ret as the error code causing the exception.
5552 (void)hns3_reset_all_tqps(hns);
5557 hns3_map_rx_interrupt(struct rte_eth_dev *dev)
5559 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5560 struct rte_intr_handle *intr_handle = pci_dev->intr_handle;
5561 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5562 uint16_t base = RTE_INTR_VEC_ZERO_OFFSET;
5563 uint16_t vec = RTE_INTR_VEC_ZERO_OFFSET;
5564 uint32_t intr_vector;
5569 * hns3 needs a separate interrupt to be used as event interrupt which
5570 * could not be shared with task queue pair, so KERNEL drivers need
5571 * support multiple interrupt vectors.
5573 if (dev->data->dev_conf.intr_conf.rxq == 0 ||
5574 !rte_intr_cap_multiple(intr_handle))
5577 rte_intr_disable(intr_handle);
5578 intr_vector = hw->used_rx_queues;
5579 /* creates event fd for each intr vector when MSIX is used */
5580 if (rte_intr_efd_enable(intr_handle, intr_vector))
5583 /* Allocate vector list */
5584 if (rte_intr_vec_list_alloc(intr_handle, "intr_vec",
5585 hw->used_rx_queues)) {
5586 hns3_err(hw, "failed to allocate %u rx_queues intr_vec",
5587 hw->used_rx_queues);
5589 goto alloc_intr_vec_error;
5592 if (rte_intr_allow_others(intr_handle)) {
5593 vec = RTE_INTR_VEC_RXTX_OFFSET;
5594 base = RTE_INTR_VEC_RXTX_OFFSET;
5597 for (q_id = 0; q_id < hw->used_rx_queues; q_id++) {
5598 ret = hns3_bind_ring_with_vector(hw, vec, true,
5599 HNS3_RING_TYPE_RX, q_id);
5601 goto bind_vector_error;
5603 if (rte_intr_vec_list_index_set(intr_handle, q_id, vec))
5604 goto bind_vector_error;
5606 * If there are not enough efds (e.g. not enough interrupt),
5607 * remaining queues will be bond to the last interrupt.
5609 if (vec < base + rte_intr_nb_efd_get(intr_handle) - 1)
5612 rte_intr_enable(intr_handle);
5616 rte_intr_vec_list_free(intr_handle);
5617 alloc_intr_vec_error:
5618 rte_intr_efd_disable(intr_handle);
5623 hns3_restore_rx_interrupt(struct hns3_hw *hw)
5625 struct rte_eth_dev *dev = &rte_eth_devices[hw->data->port_id];
5626 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5627 struct rte_intr_handle *intr_handle = pci_dev->intr_handle;
5631 if (dev->data->dev_conf.intr_conf.rxq == 0)
5634 if (rte_intr_dp_is_en(intr_handle)) {
5635 for (q_id = 0; q_id < hw->used_rx_queues; q_id++) {
5636 ret = hns3_bind_ring_with_vector(hw,
5637 rte_intr_vec_list_index_get(intr_handle,
5639 true, HNS3_RING_TYPE_RX, q_id);
5649 hns3_restore_filter(struct rte_eth_dev *dev)
5651 hns3_restore_rss_filter(dev);
5655 hns3_dev_start(struct rte_eth_dev *dev)
5657 struct hns3_adapter *hns = dev->data->dev_private;
5658 struct hns3_hw *hw = &hns->hw;
5659 bool old_state = hw->set_link_down;
5662 PMD_INIT_FUNC_TRACE();
5663 if (__atomic_load_n(&hw->reset.resetting, __ATOMIC_RELAXED))
5666 rte_spinlock_lock(&hw->lock);
5667 hw->adapter_state = HNS3_NIC_STARTING;
5670 * If the dev_set_link_down() API has been called, the "set_link_down"
5671 * flag can be cleared by dev_start() API. In addition, the flag should
5672 * also be cleared before calling hns3_do_start() so that MAC can be
5673 * enabled in dev_start stage.
5675 hw->set_link_down = false;
5676 ret = hns3_do_start(hns, true);
5680 ret = hns3_map_rx_interrupt(dev);
5682 goto map_rx_inter_err;
5685 * There are three register used to control the status of a TQP
5686 * (contains a pair of Tx queue and Rx queue) in the new version network
5687 * engine. One is used to control the enabling of Tx queue, the other is
5688 * used to control the enabling of Rx queue, and the last is the master
5689 * switch used to control the enabling of the tqp. The Tx register and
5690 * TQP register must be enabled at the same time to enable a Tx queue.
5691 * The same applies to the Rx queue. For the older network engine, this
5692 * function only refresh the enabled flag, and it is used to update the
5693 * status of queue in the dpdk framework.
5695 ret = hns3_start_all_txqs(dev);
5697 goto map_rx_inter_err;
5699 ret = hns3_start_all_rxqs(dev);
5701 goto start_all_rxqs_fail;
5703 hw->adapter_state = HNS3_NIC_STARTED;
5704 rte_spinlock_unlock(&hw->lock);
5706 hns3_rx_scattered_calc(dev);
5707 hns3_set_rxtx_function(dev);
5708 hns3_mp_req_start_rxtx(dev);
5710 hns3_restore_filter(dev);
5712 /* Enable interrupt of all rx queues before enabling queues */
5713 hns3_dev_all_rx_queue_intr_enable(hw, true);
5716 * After finished the initialization, enable tqps to receive/transmit
5717 * packets and refresh all queue status.
5719 hns3_start_tqps(hw);
5721 hns3_tm_dev_start_proc(hw);
5723 if (dev->data->dev_conf.intr_conf.lsc != 0)
5724 hns3_dev_link_update(dev, 0);
5725 rte_eal_alarm_set(HNS3_SERVICE_INTERVAL, hns3_service_handler, dev);
5727 hns3_info(hw, "hns3 dev start successful!");
5731 start_all_rxqs_fail:
5732 hns3_stop_all_txqs(dev);
5734 (void)hns3_do_stop(hns);
5736 hw->set_link_down = old_state;
5737 hw->adapter_state = HNS3_NIC_CONFIGURED;
5738 rte_spinlock_unlock(&hw->lock);
5744 hns3_do_stop(struct hns3_adapter *hns)
5746 struct hns3_hw *hw = &hns->hw;
5750 * The "hns3_do_stop" function will also be called by .stop_service to
5751 * prepare reset. At the time of global or IMP reset, the command cannot
5752 * be sent to stop the tx/rx queues. The mbuf in Tx/Rx queues may be
5753 * accessed during the reset process. So the mbuf can not be released
5754 * during reset and is required to be released after the reset is
5757 if (__atomic_load_n(&hw->reset.resetting, __ATOMIC_RELAXED) == 0)
5758 hns3_dev_release_mbufs(hns);
5760 ret = hns3_cfg_mac_mode(hw, false);
5763 hw->mac.link_status = RTE_ETH_LINK_DOWN;
5765 if (__atomic_load_n(&hw->reset.disable_cmd, __ATOMIC_RELAXED) == 0) {
5766 hns3_configure_all_mac_addr(hns, true);
5767 ret = hns3_reset_all_tqps(hns);
5769 hns3_err(hw, "failed to reset all queues ret = %d.",
5779 hns3_unmap_rx_interrupt(struct rte_eth_dev *dev)
5781 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5782 struct rte_intr_handle *intr_handle = pci_dev->intr_handle;
5783 struct hns3_adapter *hns = dev->data->dev_private;
5784 struct hns3_hw *hw = &hns->hw;
5785 uint8_t base = RTE_INTR_VEC_ZERO_OFFSET;
5786 uint8_t vec = RTE_INTR_VEC_ZERO_OFFSET;
5789 if (dev->data->dev_conf.intr_conf.rxq == 0)
5792 /* unmap the ring with vector */
5793 if (rte_intr_allow_others(intr_handle)) {
5794 vec = RTE_INTR_VEC_RXTX_OFFSET;
5795 base = RTE_INTR_VEC_RXTX_OFFSET;
5797 if (rte_intr_dp_is_en(intr_handle)) {
5798 for (q_id = 0; q_id < hw->used_rx_queues; q_id++) {
5799 (void)hns3_bind_ring_with_vector(hw, vec, false,
5802 if (vec < base + rte_intr_nb_efd_get(intr_handle)
5807 /* Clean datapath event and queue/vec mapping */
5808 rte_intr_efd_disable(intr_handle);
5809 rte_intr_vec_list_free(intr_handle);
5813 hns3_dev_stop(struct rte_eth_dev *dev)
5815 struct hns3_adapter *hns = dev->data->dev_private;
5816 struct hns3_hw *hw = &hns->hw;
5818 PMD_INIT_FUNC_TRACE();
5819 dev->data->dev_started = 0;
5821 hw->adapter_state = HNS3_NIC_STOPPING;
5822 hns3_set_rxtx_function(dev);
5824 /* Disable datapath on secondary process. */
5825 hns3_mp_req_stop_rxtx(dev);
5826 /* Prevent crashes when queues are still in use. */
5827 rte_delay_ms(hw->cfg_max_queues);
5829 rte_spinlock_lock(&hw->lock);
5830 if (__atomic_load_n(&hw->reset.resetting, __ATOMIC_RELAXED) == 0) {
5831 hns3_tm_dev_stop_proc(hw);
5832 hns3_config_mac_tnl_int(hw, false);
5835 hns3_unmap_rx_interrupt(dev);
5836 hw->adapter_state = HNS3_NIC_CONFIGURED;
5838 hns3_rx_scattered_reset(dev);
5839 rte_eal_alarm_cancel(hns3_service_handler, dev);
5840 hns3_stop_report_lse(dev);
5841 rte_spinlock_unlock(&hw->lock);
5847 hns3_dev_close(struct rte_eth_dev *eth_dev)
5849 struct hns3_adapter *hns = eth_dev->data->dev_private;
5850 struct hns3_hw *hw = &hns->hw;
5853 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
5856 if (hw->adapter_state == HNS3_NIC_STARTED)
5857 ret = hns3_dev_stop(eth_dev);
5859 hw->adapter_state = HNS3_NIC_CLOSING;
5860 hns3_reset_abort(hns);
5861 hw->adapter_state = HNS3_NIC_CLOSED;
5863 hns3_configure_all_mc_mac_addr(hns, true);
5864 hns3_remove_all_vlan_table(hns);
5865 hns3_vlan_txvlan_cfg(hns, HNS3_PORT_BASE_VLAN_DISABLE, 0);
5866 hns3_uninit_pf(eth_dev);
5867 hns3_free_all_queues(eth_dev);
5868 rte_free(hw->reset.wait_data);
5869 hns3_mp_uninit_primary();
5870 hns3_warn(hw, "Close port %u finished", hw->data->port_id);
5876 hns3_get_autoneg_rxtx_pause_copper(struct hns3_hw *hw, bool *rx_pause,
5879 struct hns3_mac *mac = &hw->mac;
5880 uint32_t advertising = mac->advertising;
5881 uint32_t lp_advertising = mac->lp_advertising;
5885 if (advertising & lp_advertising & HNS3_PHY_LINK_MODE_PAUSE_BIT) {
5888 } else if (advertising & lp_advertising &
5889 HNS3_PHY_LINK_MODE_ASYM_PAUSE_BIT) {
5890 if (advertising & HNS3_PHY_LINK_MODE_PAUSE_BIT)
5892 else if (lp_advertising & HNS3_PHY_LINK_MODE_PAUSE_BIT)
5897 static enum hns3_fc_mode
5898 hns3_get_autoneg_fc_mode(struct hns3_hw *hw)
5900 enum hns3_fc_mode current_mode;
5901 bool rx_pause = false;
5902 bool tx_pause = false;
5904 switch (hw->mac.media_type) {
5905 case HNS3_MEDIA_TYPE_COPPER:
5906 hns3_get_autoneg_rxtx_pause_copper(hw, &rx_pause, &tx_pause);
5910 * Flow control auto-negotiation is not supported for fiber and
5911 * backpalne media type.
5913 case HNS3_MEDIA_TYPE_FIBER:
5914 case HNS3_MEDIA_TYPE_BACKPLANE:
5915 hns3_err(hw, "autoneg FC mode can't be obtained, but flow control auto-negotiation is enabled.");
5916 current_mode = hw->requested_fc_mode;
5919 hns3_err(hw, "autoneg FC mode can't be obtained for unknown media type(%u).",
5920 hw->mac.media_type);
5921 current_mode = HNS3_FC_NONE;
5925 if (rx_pause && tx_pause)
5926 current_mode = HNS3_FC_FULL;
5928 current_mode = HNS3_FC_RX_PAUSE;
5930 current_mode = HNS3_FC_TX_PAUSE;
5932 current_mode = HNS3_FC_NONE;
5935 return current_mode;
5938 static enum hns3_fc_mode
5939 hns3_get_current_fc_mode(struct rte_eth_dev *dev)
5941 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5942 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(dev->data->dev_private);
5943 struct hns3_mac *mac = &hw->mac;
5946 * When the flow control mode is obtained, the device may not complete
5947 * auto-negotiation. It is necessary to wait for link establishment.
5949 (void)hns3_dev_link_update(dev, 1);
5952 * If the link auto-negotiation of the nic is disabled, or the flow
5953 * control auto-negotiation is not supported, the forced flow control
5956 if (mac->link_autoneg == 0 || !pf->support_fc_autoneg)
5957 return hw->requested_fc_mode;
5959 return hns3_get_autoneg_fc_mode(hw);
5963 hns3_flow_ctrl_get(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
5965 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5966 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(dev->data->dev_private);
5967 enum hns3_fc_mode current_mode;
5969 current_mode = hns3_get_current_fc_mode(dev);
5970 switch (current_mode) {
5972 fc_conf->mode = RTE_ETH_FC_FULL;
5974 case HNS3_FC_TX_PAUSE:
5975 fc_conf->mode = RTE_ETH_FC_TX_PAUSE;
5977 case HNS3_FC_RX_PAUSE:
5978 fc_conf->mode = RTE_ETH_FC_RX_PAUSE;
5982 fc_conf->mode = RTE_ETH_FC_NONE;
5986 fc_conf->pause_time = pf->pause_time;
5987 fc_conf->autoneg = pf->support_fc_autoneg ? hw->mac.link_autoneg : 0;
5993 hns3_check_fc_autoneg_valid(struct hns3_hw *hw, uint8_t autoneg)
5995 struct hns3_pf *pf = HNS3_DEV_HW_TO_PF(hw);
5997 if (!pf->support_fc_autoneg) {
5999 hns3_err(hw, "unsupported fc auto-negotiation setting.");
6004 * Flow control auto-negotiation of the NIC is not supported,
6005 * but other auto-negotiation features may be supported.
6007 if (autoneg != hw->mac.link_autoneg) {
6008 hns3_err(hw, "please use 'link_speeds' in struct rte_eth_conf to disable autoneg!");
6016 * If flow control auto-negotiation of the NIC is supported, all
6017 * auto-negotiation features are supported.
6019 if (autoneg != hw->mac.link_autoneg) {
6020 hns3_err(hw, "please use 'link_speeds' in struct rte_eth_conf to change autoneg!");
6028 hns3_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
6030 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6031 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(dev->data->dev_private);
6034 if (fc_conf->high_water || fc_conf->low_water ||
6035 fc_conf->send_xon || fc_conf->mac_ctrl_frame_fwd) {
6036 hns3_err(hw, "Unsupported flow control settings specified, "
6037 "high_water(%u), low_water(%u), send_xon(%u) and "
6038 "mac_ctrl_frame_fwd(%u) must be set to '0'",
6039 fc_conf->high_water, fc_conf->low_water,
6040 fc_conf->send_xon, fc_conf->mac_ctrl_frame_fwd);
6044 ret = hns3_check_fc_autoneg_valid(hw, fc_conf->autoneg);
6048 if (!fc_conf->pause_time) {
6049 hns3_err(hw, "Invalid pause time %u setting.",
6050 fc_conf->pause_time);
6054 if (!(hw->current_fc_status == HNS3_FC_STATUS_NONE ||
6055 hw->current_fc_status == HNS3_FC_STATUS_MAC_PAUSE)) {
6056 hns3_err(hw, "PFC is enabled. Cannot set MAC pause. "
6057 "current_fc_status = %d", hw->current_fc_status);
6061 if (hw->num_tc > 1 && !pf->support_multi_tc_pause) {
6062 hns3_err(hw, "in multi-TC scenarios, MAC pause is not supported.");
6066 rte_spinlock_lock(&hw->lock);
6067 ret = hns3_fc_enable(dev, fc_conf);
6068 rte_spinlock_unlock(&hw->lock);
6074 hns3_priority_flow_ctrl_set(struct rte_eth_dev *dev,
6075 struct rte_eth_pfc_conf *pfc_conf)
6077 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6080 if (!hns3_dev_get_support(hw, DCB)) {
6081 hns3_err(hw, "This port does not support dcb configurations.");
6085 if (pfc_conf->fc.high_water || pfc_conf->fc.low_water ||
6086 pfc_conf->fc.send_xon || pfc_conf->fc.mac_ctrl_frame_fwd) {
6087 hns3_err(hw, "Unsupported flow control settings specified, "
6088 "high_water(%u), low_water(%u), send_xon(%u) and "
6089 "mac_ctrl_frame_fwd(%u) must be set to '0'",
6090 pfc_conf->fc.high_water, pfc_conf->fc.low_water,
6091 pfc_conf->fc.send_xon,
6092 pfc_conf->fc.mac_ctrl_frame_fwd);
6095 if (pfc_conf->fc.autoneg) {
6096 hns3_err(hw, "Unsupported fc auto-negotiation setting.");
6099 if (pfc_conf->fc.pause_time == 0) {
6100 hns3_err(hw, "Invalid pause time %u setting.",
6101 pfc_conf->fc.pause_time);
6105 if (!(hw->current_fc_status == HNS3_FC_STATUS_NONE ||
6106 hw->current_fc_status == HNS3_FC_STATUS_PFC)) {
6107 hns3_err(hw, "MAC pause is enabled. Cannot set PFC."
6108 "current_fc_status = %d", hw->current_fc_status);
6112 rte_spinlock_lock(&hw->lock);
6113 ret = hns3_dcb_pfc_enable(dev, pfc_conf);
6114 rte_spinlock_unlock(&hw->lock);
6120 hns3_get_dcb_info(struct rte_eth_dev *dev, struct rte_eth_dcb_info *dcb_info)
6122 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6123 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(dev->data->dev_private);
6124 enum rte_eth_rx_mq_mode mq_mode = dev->data->dev_conf.rxmode.mq_mode;
6127 rte_spinlock_lock(&hw->lock);
6128 if ((uint32_t)mq_mode & RTE_ETH_MQ_RX_DCB_FLAG)
6129 dcb_info->nb_tcs = pf->local_max_tc;
6131 dcb_info->nb_tcs = 1;
6133 for (i = 0; i < HNS3_MAX_USER_PRIO; i++)
6134 dcb_info->prio_tc[i] = hw->dcb_info.prio_tc[i];
6135 for (i = 0; i < dcb_info->nb_tcs; i++)
6136 dcb_info->tc_bws[i] = hw->dcb_info.pg_info[0].tc_dwrr[i];
6138 for (i = 0; i < hw->num_tc; i++) {
6139 dcb_info->tc_queue.tc_rxq[0][i].base = hw->alloc_rss_size * i;
6140 dcb_info->tc_queue.tc_txq[0][i].base =
6141 hw->tc_queue[i].tqp_offset;
6142 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = hw->alloc_rss_size;
6143 dcb_info->tc_queue.tc_txq[0][i].nb_queue =
6144 hw->tc_queue[i].tqp_count;
6146 rte_spinlock_unlock(&hw->lock);
6152 hns3_reinit_dev(struct hns3_adapter *hns)
6154 struct hns3_hw *hw = &hns->hw;
6157 ret = hns3_cmd_init(hw);
6159 hns3_err(hw, "Failed to init cmd: %d", ret);
6163 ret = hns3_reset_all_tqps(hns);
6165 hns3_err(hw, "Failed to reset all queues: %d", ret);
6169 ret = hns3_init_hardware(hns);
6171 hns3_err(hw, "Failed to init hardware: %d", ret);
6175 ret = hns3_enable_hw_error_intr(hns, true);
6177 hns3_err(hw, "fail to enable hw error interrupts: %d",
6181 hns3_info(hw, "Reset done, driver initialization finished.");
6187 is_pf_reset_done(struct hns3_hw *hw)
6189 uint32_t val, reg, reg_bit;
6191 switch (hw->reset.level) {
6192 case HNS3_IMP_RESET:
6193 reg = HNS3_GLOBAL_RESET_REG;
6194 reg_bit = HNS3_IMP_RESET_BIT;
6196 case HNS3_GLOBAL_RESET:
6197 reg = HNS3_GLOBAL_RESET_REG;
6198 reg_bit = HNS3_GLOBAL_RESET_BIT;
6200 case HNS3_FUNC_RESET:
6201 reg = HNS3_FUN_RST_ING;
6202 reg_bit = HNS3_FUN_RST_ING_B;
6204 case HNS3_FLR_RESET:
6206 hns3_err(hw, "Wait for unsupported reset level: %d",
6210 val = hns3_read_dev(hw, reg);
6211 if (hns3_get_bit(val, reg_bit))
6218 hns3_is_reset_pending(struct hns3_adapter *hns)
6220 struct hns3_hw *hw = &hns->hw;
6221 enum hns3_reset_level reset;
6223 hns3_check_event_cause(hns, NULL);
6224 reset = hns3_get_reset_level(hns, &hw->reset.pending);
6225 if (reset != HNS3_NONE_RESET && hw->reset.level != HNS3_NONE_RESET &&
6226 hw->reset.level < reset) {
6227 hns3_warn(hw, "High level reset %d is pending", reset);
6230 reset = hns3_get_reset_level(hns, &hw->reset.request);
6231 if (reset != HNS3_NONE_RESET && hw->reset.level != HNS3_NONE_RESET &&
6232 hw->reset.level < reset) {
6233 hns3_warn(hw, "High level reset %d is request", reset);
6240 hns3_wait_hardware_ready(struct hns3_adapter *hns)
6242 struct hns3_hw *hw = &hns->hw;
6243 struct hns3_wait_data *wait_data = hw->reset.wait_data;
6246 if (wait_data->result == HNS3_WAIT_SUCCESS)
6248 else if (wait_data->result == HNS3_WAIT_TIMEOUT) {
6249 hns3_clock_gettime(&tv);
6250 hns3_warn(hw, "Reset step4 hardware not ready after reset time=%ld.%.6ld",
6251 tv.tv_sec, tv.tv_usec);
6253 } else if (wait_data->result == HNS3_WAIT_REQUEST)
6256 wait_data->hns = hns;
6257 wait_data->check_completion = is_pf_reset_done;
6258 wait_data->end_ms = (uint64_t)HNS3_RESET_WAIT_CNT *
6259 HNS3_RESET_WAIT_MS + hns3_clock_gettime_ms();
6260 wait_data->interval = HNS3_RESET_WAIT_MS * USEC_PER_MSEC;
6261 wait_data->count = HNS3_RESET_WAIT_CNT;
6262 wait_data->result = HNS3_WAIT_REQUEST;
6263 rte_eal_alarm_set(wait_data->interval, hns3_wait_callback, wait_data);
6268 hns3_func_reset_cmd(struct hns3_hw *hw, int func_id)
6270 struct hns3_cmd_desc desc;
6271 struct hns3_reset_cmd *req = (struct hns3_reset_cmd *)desc.data;
6273 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CFG_RST_TRIGGER, false);
6274 hns3_set_bit(req->mac_func_reset, HNS3_CFG_RESET_FUNC_B, 1);
6275 req->fun_reset_vfid = func_id;
6277 return hns3_cmd_send(hw, &desc, 1);
6281 hns3_imp_reset_cmd(struct hns3_hw *hw)
6283 struct hns3_cmd_desc desc;
6285 hns3_cmd_setup_basic_desc(&desc, 0xFFFE, false);
6286 desc.data[0] = 0xeedd;
6288 return hns3_cmd_send(hw, &desc, 1);
6292 hns3_msix_process(struct hns3_adapter *hns, enum hns3_reset_level reset_level)
6294 struct hns3_hw *hw = &hns->hw;
6298 hns3_clock_gettime(&tv);
6299 if (hns3_read_dev(hw, HNS3_GLOBAL_RESET_REG) ||
6300 hns3_read_dev(hw, HNS3_FUN_RST_ING)) {
6301 hns3_warn(hw, "Don't process msix during resetting time=%ld.%.6ld",
6302 tv.tv_sec, tv.tv_usec);
6306 switch (reset_level) {
6307 case HNS3_IMP_RESET:
6308 hns3_imp_reset_cmd(hw);
6309 hns3_warn(hw, "IMP Reset requested time=%ld.%.6ld",
6310 tv.tv_sec, tv.tv_usec);
6312 case HNS3_GLOBAL_RESET:
6313 val = hns3_read_dev(hw, HNS3_GLOBAL_RESET_REG);
6314 hns3_set_bit(val, HNS3_GLOBAL_RESET_BIT, 1);
6315 hns3_write_dev(hw, HNS3_GLOBAL_RESET_REG, val);
6316 hns3_warn(hw, "Global Reset requested time=%ld.%.6ld",
6317 tv.tv_sec, tv.tv_usec);
6319 case HNS3_FUNC_RESET:
6320 hns3_warn(hw, "PF Reset requested time=%ld.%.6ld",
6321 tv.tv_sec, tv.tv_usec);
6322 /* schedule again to check later */
6323 hns3_atomic_set_bit(HNS3_FUNC_RESET, &hw->reset.pending);
6324 hns3_schedule_reset(hns);
6327 hns3_warn(hw, "Unsupported reset level: %d", reset_level);
6330 hns3_atomic_clear_bit(reset_level, &hw->reset.request);
6333 static enum hns3_reset_level
6334 hns3_get_reset_level(struct hns3_adapter *hns, uint64_t *levels)
6336 struct hns3_hw *hw = &hns->hw;
6337 enum hns3_reset_level reset_level = HNS3_NONE_RESET;
6339 /* Return the highest priority reset level amongst all */
6340 if (hns3_atomic_test_bit(HNS3_IMP_RESET, levels))
6341 reset_level = HNS3_IMP_RESET;
6342 else if (hns3_atomic_test_bit(HNS3_GLOBAL_RESET, levels))
6343 reset_level = HNS3_GLOBAL_RESET;
6344 else if (hns3_atomic_test_bit(HNS3_FUNC_RESET, levels))
6345 reset_level = HNS3_FUNC_RESET;
6346 else if (hns3_atomic_test_bit(HNS3_FLR_RESET, levels))
6347 reset_level = HNS3_FLR_RESET;
6349 if (hw->reset.level != HNS3_NONE_RESET && reset_level < hw->reset.level)
6350 return HNS3_NONE_RESET;
6356 hns3_record_imp_error(struct hns3_adapter *hns)
6358 struct hns3_hw *hw = &hns->hw;
6361 reg_val = hns3_read_dev(hw, HNS3_VECTOR0_OTER_EN_REG);
6362 if (hns3_get_bit(reg_val, HNS3_VECTOR0_IMP_RD_POISON_B)) {
6363 hns3_warn(hw, "Detected IMP RD poison!");
6364 hns3_set_bit(reg_val, HNS3_VECTOR0_IMP_RD_POISON_B, 0);
6365 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val);
6368 if (hns3_get_bit(reg_val, HNS3_VECTOR0_IMP_CMDQ_ERR_B)) {
6369 hns3_warn(hw, "Detected IMP CMDQ error!");
6370 hns3_set_bit(reg_val, HNS3_VECTOR0_IMP_CMDQ_ERR_B, 0);
6371 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val);
6376 hns3_prepare_reset(struct hns3_adapter *hns)
6378 struct hns3_hw *hw = &hns->hw;
6382 switch (hw->reset.level) {
6383 case HNS3_FUNC_RESET:
6384 ret = hns3_func_reset_cmd(hw, HNS3_PF_FUNC_ID);
6389 * After performaning pf reset, it is not necessary to do the
6390 * mailbox handling or send any command to firmware, because
6391 * any mailbox handling or command to firmware is only valid
6392 * after hns3_cmd_init is called.
6394 __atomic_store_n(&hw->reset.disable_cmd, 1, __ATOMIC_RELAXED);
6395 hw->reset.stats.request_cnt++;
6397 case HNS3_IMP_RESET:
6398 hns3_record_imp_error(hns);
6399 reg_val = hns3_read_dev(hw, HNS3_VECTOR0_OTER_EN_REG);
6400 hns3_write_dev(hw, HNS3_VECTOR0_OTER_EN_REG, reg_val |
6401 BIT(HNS3_VECTOR0_IMP_RESET_INT_B));
6410 hns3_set_rst_done(struct hns3_hw *hw)
6412 struct hns3_pf_rst_done_cmd *req;
6413 struct hns3_cmd_desc desc;
6415 req = (struct hns3_pf_rst_done_cmd *)desc.data;
6416 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_PF_RST_DONE, false);
6417 req->pf_rst_done |= HNS3_PF_RESET_DONE_BIT;
6418 return hns3_cmd_send(hw, &desc, 1);
6422 hns3_stop_service(struct hns3_adapter *hns)
6424 struct hns3_hw *hw = &hns->hw;
6425 struct rte_eth_dev *eth_dev;
6427 eth_dev = &rte_eth_devices[hw->data->port_id];
6428 hw->mac.link_status = RTE_ETH_LINK_DOWN;
6429 if (hw->adapter_state == HNS3_NIC_STARTED) {
6430 rte_eal_alarm_cancel(hns3_service_handler, eth_dev);
6431 hns3_update_linkstatus_and_event(hw, false);
6434 hns3_set_rxtx_function(eth_dev);
6436 /* Disable datapath on secondary process. */
6437 hns3_mp_req_stop_rxtx(eth_dev);
6438 rte_delay_ms(hw->cfg_max_queues);
6440 rte_spinlock_lock(&hw->lock);
6441 if (hns->hw.adapter_state == HNS3_NIC_STARTED ||
6442 hw->adapter_state == HNS3_NIC_STOPPING) {
6443 hns3_enable_all_queues(hw, false);
6445 hw->reset.mbuf_deferred_free = true;
6447 hw->reset.mbuf_deferred_free = false;
6450 * It is cumbersome for hardware to pick-and-choose entries for deletion
6451 * from table space. Hence, for function reset software intervention is
6452 * required to delete the entries
6454 if (__atomic_load_n(&hw->reset.disable_cmd, __ATOMIC_RELAXED) == 0)
6455 hns3_configure_all_mc_mac_addr(hns, true);
6456 rte_spinlock_unlock(&hw->lock);
6462 hns3_start_service(struct hns3_adapter *hns)
6464 struct hns3_hw *hw = &hns->hw;
6465 struct rte_eth_dev *eth_dev;
6467 if (hw->reset.level == HNS3_IMP_RESET ||
6468 hw->reset.level == HNS3_GLOBAL_RESET)
6469 hns3_set_rst_done(hw);
6470 eth_dev = &rte_eth_devices[hw->data->port_id];
6471 hns3_set_rxtx_function(eth_dev);
6472 hns3_mp_req_start_rxtx(eth_dev);
6473 if (hw->adapter_state == HNS3_NIC_STARTED) {
6475 * This API parent function already hold the hns3_hw.lock, the
6476 * hns3_service_handler may report lse, in bonding application
6477 * it will call driver's ops which may acquire the hns3_hw.lock
6478 * again, thus lead to deadlock.
6479 * We defer calls hns3_service_handler to avoid the deadlock.
6481 rte_eal_alarm_set(HNS3_SERVICE_QUICK_INTERVAL,
6482 hns3_service_handler, eth_dev);
6484 /* Enable interrupt of all rx queues before enabling queues */
6485 hns3_dev_all_rx_queue_intr_enable(hw, true);
6487 * Enable state of each rxq and txq will be recovered after
6488 * reset, so we need to restore them before enable all tqps;
6490 hns3_restore_tqp_enable_state(hw);
6492 * When finished the initialization, enable queues to receive
6493 * and transmit packets.
6495 hns3_enable_all_queues(hw, true);
6502 hns3_restore_conf(struct hns3_adapter *hns)
6504 struct hns3_hw *hw = &hns->hw;
6507 ret = hns3_configure_all_mac_addr(hns, false);
6511 ret = hns3_configure_all_mc_mac_addr(hns, false);
6515 ret = hns3_dev_promisc_restore(hns);
6519 ret = hns3_restore_vlan_table(hns);
6523 ret = hns3_restore_vlan_conf(hns);
6527 ret = hns3_restore_all_fdir_filter(hns);
6531 ret = hns3_restore_ptp(hns);
6535 ret = hns3_restore_rx_interrupt(hw);
6539 ret = hns3_restore_gro_conf(hw);
6543 ret = hns3_restore_fec(hw);
6547 if (hns->hw.adapter_state == HNS3_NIC_STARTED) {
6548 ret = hns3_do_start(hns, false);
6551 hns3_info(hw, "hns3 dev restart successful!");
6552 } else if (hw->adapter_state == HNS3_NIC_STOPPING)
6553 hw->adapter_state = HNS3_NIC_CONFIGURED;
6557 hns3_configure_all_mc_mac_addr(hns, true);
6559 hns3_configure_all_mac_addr(hns, true);
6564 hns3_reset_service(void *param)
6566 struct hns3_adapter *hns = (struct hns3_adapter *)param;
6567 struct hns3_hw *hw = &hns->hw;
6568 enum hns3_reset_level reset_level;
6569 struct timeval tv_delta;
6570 struct timeval tv_start;
6576 * The interrupt is not triggered within the delay time.
6577 * The interrupt may have been lost. It is necessary to handle
6578 * the interrupt to recover from the error.
6580 if (__atomic_load_n(&hw->reset.schedule, __ATOMIC_RELAXED) ==
6581 SCHEDULE_DEFERRED) {
6582 __atomic_store_n(&hw->reset.schedule, SCHEDULE_REQUESTED,
6584 hns3_err(hw, "Handling interrupts in delayed tasks");
6585 hns3_interrupt_handler(&rte_eth_devices[hw->data->port_id]);
6586 reset_level = hns3_get_reset_level(hns, &hw->reset.pending);
6587 if (reset_level == HNS3_NONE_RESET) {
6588 hns3_err(hw, "No reset level is set, try IMP reset");
6589 hns3_atomic_set_bit(HNS3_IMP_RESET, &hw->reset.pending);
6592 __atomic_store_n(&hw->reset.schedule, SCHEDULE_NONE, __ATOMIC_RELAXED);
6595 * Check if there is any ongoing reset in the hardware. This status can
6596 * be checked from reset_pending. If there is then, we need to wait for
6597 * hardware to complete reset.
6598 * a. If we are able to figure out in reasonable time that hardware
6599 * has fully resetted then, we can proceed with driver, client
6601 * b. else, we can come back later to check this status so re-sched
6604 reset_level = hns3_get_reset_level(hns, &hw->reset.pending);
6605 if (reset_level != HNS3_NONE_RESET) {
6606 hns3_clock_gettime(&tv_start);
6607 ret = hns3_reset_process(hns, reset_level);
6608 hns3_clock_gettime(&tv);
6609 timersub(&tv, &tv_start, &tv_delta);
6610 msec = hns3_clock_calctime_ms(&tv_delta);
6611 if (msec > HNS3_RESET_PROCESS_MS)
6612 hns3_err(hw, "%d handle long time delta %" PRIu64
6613 " ms time=%ld.%.6ld",
6614 hw->reset.level, msec,
6615 tv.tv_sec, tv.tv_usec);
6620 /* Check if we got any *new* reset requests to be honored */
6621 reset_level = hns3_get_reset_level(hns, &hw->reset.request);
6622 if (reset_level != HNS3_NONE_RESET)
6623 hns3_msix_process(hns, reset_level);
6627 hns3_get_speed_capa_num(uint16_t device_id)
6631 switch (device_id) {
6632 case HNS3_DEV_ID_25GE:
6633 case HNS3_DEV_ID_25GE_RDMA:
6636 case HNS3_DEV_ID_100G_RDMA_MACSEC:
6637 case HNS3_DEV_ID_200G_RDMA:
6649 hns3_get_speed_fec_capa(struct rte_eth_fec_capa *speed_fec_capa,
6652 switch (device_id) {
6653 case HNS3_DEV_ID_25GE:
6655 case HNS3_DEV_ID_25GE_RDMA:
6656 speed_fec_capa[0].speed = speed_fec_capa_tbl[1].speed;
6657 speed_fec_capa[0].capa = speed_fec_capa_tbl[1].capa;
6659 /* In HNS3 device, the 25G NIC is compatible with 10G rate */
6660 speed_fec_capa[1].speed = speed_fec_capa_tbl[0].speed;
6661 speed_fec_capa[1].capa = speed_fec_capa_tbl[0].capa;
6663 case HNS3_DEV_ID_100G_RDMA_MACSEC:
6664 speed_fec_capa[0].speed = speed_fec_capa_tbl[4].speed;
6665 speed_fec_capa[0].capa = speed_fec_capa_tbl[4].capa;
6667 case HNS3_DEV_ID_200G_RDMA:
6668 speed_fec_capa[0].speed = speed_fec_capa_tbl[5].speed;
6669 speed_fec_capa[0].capa = speed_fec_capa_tbl[5].capa;
6679 hns3_fec_get_capability(struct rte_eth_dev *dev,
6680 struct rte_eth_fec_capa *speed_fec_capa,
6683 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6684 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
6685 uint16_t device_id = pci_dev->id.device_id;
6686 unsigned int capa_num;
6689 capa_num = hns3_get_speed_capa_num(device_id);
6690 if (capa_num == 0) {
6691 hns3_err(hw, "device(0x%x) is not supported by hns3 PMD",
6696 if (speed_fec_capa == NULL || num < capa_num)
6699 ret = hns3_get_speed_fec_capa(speed_fec_capa, device_id);
6707 get_current_fec_auto_state(struct hns3_hw *hw, uint8_t *state)
6709 struct hns3_config_fec_cmd *req;
6710 struct hns3_cmd_desc desc;
6714 * CMD(HNS3_OPC_CONFIG_FEC_MODE) read is not supported
6715 * in device of link speed
6718 if (hw->mac.link_speed < RTE_ETH_SPEED_NUM_10G) {
6723 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_FEC_MODE, true);
6724 req = (struct hns3_config_fec_cmd *)desc.data;
6725 ret = hns3_cmd_send(hw, &desc, 1);
6727 hns3_err(hw, "get current fec auto state failed, ret = %d",
6732 *state = req->fec_mode & (1U << HNS3_MAC_CFG_FEC_AUTO_EN_B);
6737 hns3_fec_get_internal(struct hns3_hw *hw, uint32_t *fec_capa)
6739 struct hns3_sfp_info_cmd *resp;
6740 uint32_t tmp_fec_capa;
6742 struct hns3_cmd_desc desc;
6746 * If link is down and AUTO is enabled, AUTO is returned, otherwise,
6747 * configured FEC mode is returned.
6748 * If link is up, current FEC mode is returned.
6750 if (hw->mac.link_status == RTE_ETH_LINK_DOWN) {
6751 ret = get_current_fec_auto_state(hw, &auto_state);
6755 if (auto_state == 0x1) {
6756 *fec_capa = RTE_ETH_FEC_MODE_CAPA_MASK(AUTO);
6761 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_GET_SFP_INFO, true);
6762 resp = (struct hns3_sfp_info_cmd *)desc.data;
6763 resp->query_type = HNS3_ACTIVE_QUERY;
6765 ret = hns3_cmd_send(hw, &desc, 1);
6766 if (ret == -EOPNOTSUPP) {
6767 hns3_err(hw, "IMP do not support get FEC, ret = %d", ret);
6770 hns3_err(hw, "get FEC failed, ret = %d", ret);
6775 * FEC mode order defined in hns3 hardware is inconsistend with
6776 * that defined in the ethdev library. So the sequence needs
6779 switch (resp->active_fec) {
6780 case HNS3_HW_FEC_MODE_NOFEC:
6781 tmp_fec_capa = RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC);
6783 case HNS3_HW_FEC_MODE_BASER:
6784 tmp_fec_capa = RTE_ETH_FEC_MODE_CAPA_MASK(BASER);
6786 case HNS3_HW_FEC_MODE_RS:
6787 tmp_fec_capa = RTE_ETH_FEC_MODE_CAPA_MASK(RS);
6790 tmp_fec_capa = RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC);
6794 *fec_capa = tmp_fec_capa;
6799 hns3_fec_get(struct rte_eth_dev *dev, uint32_t *fec_capa)
6801 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6803 return hns3_fec_get_internal(hw, fec_capa);
6807 hns3_set_fec_hw(struct hns3_hw *hw, uint32_t mode)
6809 struct hns3_config_fec_cmd *req;
6810 struct hns3_cmd_desc desc;
6813 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_CONFIG_FEC_MODE, false);
6815 req = (struct hns3_config_fec_cmd *)desc.data;
6817 case RTE_ETH_FEC_MODE_CAPA_MASK(NOFEC):
6818 hns3_set_field(req->fec_mode, HNS3_MAC_CFG_FEC_MODE_M,
6819 HNS3_MAC_CFG_FEC_MODE_S, HNS3_MAC_FEC_OFF);
6821 case RTE_ETH_FEC_MODE_CAPA_MASK(BASER):
6822 hns3_set_field(req->fec_mode, HNS3_MAC_CFG_FEC_MODE_M,
6823 HNS3_MAC_CFG_FEC_MODE_S, HNS3_MAC_FEC_BASER);
6825 case RTE_ETH_FEC_MODE_CAPA_MASK(RS):
6826 hns3_set_field(req->fec_mode, HNS3_MAC_CFG_FEC_MODE_M,
6827 HNS3_MAC_CFG_FEC_MODE_S, HNS3_MAC_FEC_RS);
6829 case RTE_ETH_FEC_MODE_CAPA_MASK(AUTO):
6830 hns3_set_bit(req->fec_mode, HNS3_MAC_CFG_FEC_AUTO_EN_B, 1);
6835 ret = hns3_cmd_send(hw, &desc, 1);
6837 hns3_err(hw, "set fec mode failed, ret = %d", ret);
6843 get_current_speed_fec_cap(struct hns3_hw *hw, struct rte_eth_fec_capa *fec_capa)
6845 struct hns3_mac *mac = &hw->mac;
6848 switch (mac->link_speed) {
6849 case RTE_ETH_SPEED_NUM_10G:
6850 cur_capa = fec_capa[1].capa;
6852 case RTE_ETH_SPEED_NUM_25G:
6853 case RTE_ETH_SPEED_NUM_100G:
6854 case RTE_ETH_SPEED_NUM_200G:
6855 cur_capa = fec_capa[0].capa;
6866 is_fec_mode_one_bit_set(uint32_t mode)
6871 for (i = 0; i < sizeof(mode); i++)
6872 if (mode >> i & 0x1)
6875 return cnt == 1 ? true : false;
6879 hns3_fec_set(struct rte_eth_dev *dev, uint32_t mode)
6881 #define FEC_CAPA_NUM 2
6882 struct hns3_adapter *hns = dev->data->dev_private;
6883 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(hns);
6884 struct hns3_pf *pf = &hns->pf;
6886 struct rte_eth_fec_capa fec_capa[FEC_CAPA_NUM];
6888 uint32_t num = FEC_CAPA_NUM;
6891 ret = hns3_fec_get_capability(dev, fec_capa, num);
6895 /* HNS3 PMD driver only support one bit set mode, e.g. 0x1, 0x4 */
6896 if (!is_fec_mode_one_bit_set(mode)) {
6897 hns3_err(hw, "FEC mode(0x%x) not supported in HNS3 PMD, "
6898 "FEC mode should be only one bit set", mode);
6903 * Check whether the configured mode is within the FEC capability.
6904 * If not, the configured mode will not be supported.
6906 cur_capa = get_current_speed_fec_cap(hw, fec_capa);
6907 if (!(cur_capa & mode)) {
6908 hns3_err(hw, "unsupported FEC mode = 0x%x", mode);
6912 rte_spinlock_lock(&hw->lock);
6913 ret = hns3_set_fec_hw(hw, mode);
6915 rte_spinlock_unlock(&hw->lock);
6919 pf->fec_mode = mode;
6920 rte_spinlock_unlock(&hw->lock);
6926 hns3_restore_fec(struct hns3_hw *hw)
6928 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
6929 struct hns3_pf *pf = &hns->pf;
6930 uint32_t mode = pf->fec_mode;
6933 ret = hns3_set_fec_hw(hw, mode);
6935 hns3_err(hw, "restore fec mode(0x%x) failed, ret = %d",
6942 hns3_query_dev_fec_info(struct hns3_hw *hw)
6944 struct hns3_adapter *hns = HNS3_DEV_HW_TO_ADAPTER(hw);
6945 struct hns3_pf *pf = HNS3_DEV_PRIVATE_TO_PF(hns);
6948 ret = hns3_fec_get_internal(hw, &pf->fec_mode);
6950 hns3_err(hw, "query device FEC info failed, ret = %d", ret);
6956 hns3_optical_module_existed(struct hns3_hw *hw)
6958 struct hns3_cmd_desc desc;
6962 hns3_cmd_setup_basic_desc(&desc, HNS3_OPC_GET_SFP_EXIST, true);
6963 ret = hns3_cmd_send(hw, &desc, 1);
6966 "fail to get optical module exist state, ret = %d.\n",
6970 existed = !!desc.data[0];
6976 hns3_get_module_eeprom_data(struct hns3_hw *hw, uint32_t offset,
6977 uint32_t len, uint8_t *data)
6979 #define HNS3_SFP_INFO_CMD_NUM 6
6980 #define HNS3_SFP_INFO_MAX_LEN \
6981 (HNS3_SFP_INFO_BD0_LEN + \
6982 (HNS3_SFP_INFO_CMD_NUM - 1) * HNS3_SFP_INFO_BDX_LEN)
6983 struct hns3_cmd_desc desc[HNS3_SFP_INFO_CMD_NUM];
6984 struct hns3_sfp_info_bd0_cmd *sfp_info_bd0;
6990 for (i = 0; i < HNS3_SFP_INFO_CMD_NUM; i++) {
6991 hns3_cmd_setup_basic_desc(&desc[i], HNS3_OPC_GET_SFP_EEPROM,
6993 if (i < HNS3_SFP_INFO_CMD_NUM - 1)
6994 desc[i].flag |= rte_cpu_to_le_16(HNS3_CMD_FLAG_NEXT);
6997 sfp_info_bd0 = (struct hns3_sfp_info_bd0_cmd *)desc[0].data;
6998 sfp_info_bd0->offset = rte_cpu_to_le_16((uint16_t)offset);
6999 read_len = RTE_MIN(len, HNS3_SFP_INFO_MAX_LEN);
7000 sfp_info_bd0->read_len = rte_cpu_to_le_16((uint16_t)read_len);
7002 ret = hns3_cmd_send(hw, desc, HNS3_SFP_INFO_CMD_NUM);
7004 hns3_err(hw, "fail to get module EEPROM info, ret = %d.\n",
7009 /* The data format in BD0 is different with the others. */
7010 copy_len = RTE_MIN(len, HNS3_SFP_INFO_BD0_LEN);
7011 memcpy(data, sfp_info_bd0->data, copy_len);
7012 read_len = copy_len;
7014 for (i = 1; i < HNS3_SFP_INFO_CMD_NUM; i++) {
7015 if (read_len >= len)
7018 copy_len = RTE_MIN(len - read_len, HNS3_SFP_INFO_BDX_LEN);
7019 memcpy(data + read_len, desc[i].data, copy_len);
7020 read_len += copy_len;
7023 return (int)read_len;
7027 hns3_get_module_eeprom(struct rte_eth_dev *dev,
7028 struct rte_dev_eeprom_info *info)
7030 struct hns3_adapter *hns = dev->data->dev_private;
7031 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(hns);
7032 uint32_t offset = info->offset;
7033 uint32_t len = info->length;
7034 uint8_t *data = info->data;
7035 uint32_t read_len = 0;
7037 if (hw->mac.media_type != HNS3_MEDIA_TYPE_FIBER)
7040 if (!hns3_optical_module_existed(hw)) {
7041 hns3_err(hw, "fail to read module EEPROM: no module is connected.\n");
7045 while (read_len < len) {
7047 ret = hns3_get_module_eeprom_data(hw, offset + read_len,
7059 hns3_get_module_info(struct rte_eth_dev *dev,
7060 struct rte_eth_dev_module_info *modinfo)
7062 #define HNS3_SFF8024_ID_SFP 0x03
7063 #define HNS3_SFF8024_ID_QSFP_8438 0x0c
7064 #define HNS3_SFF8024_ID_QSFP_8436_8636 0x0d
7065 #define HNS3_SFF8024_ID_QSFP28_8636 0x11
7066 #define HNS3_SFF_8636_V1_3 0x03
7067 struct hns3_adapter *hns = dev->data->dev_private;
7068 struct hns3_hw *hw = HNS3_DEV_PRIVATE_TO_HW(hns);
7069 struct rte_dev_eeprom_info info;
7070 struct hns3_sfp_type sfp_type;
7073 memset(&sfp_type, 0, sizeof(sfp_type));
7074 memset(&info, 0, sizeof(info));
7075 info.data = (uint8_t *)&sfp_type;
7076 info.length = sizeof(sfp_type);
7077 ret = hns3_get_module_eeprom(dev, &info);
7081 switch (sfp_type.type) {
7082 case HNS3_SFF8024_ID_SFP:
7083 modinfo->type = RTE_ETH_MODULE_SFF_8472;
7084 modinfo->eeprom_len = RTE_ETH_MODULE_SFF_8472_LEN;
7086 case HNS3_SFF8024_ID_QSFP_8438:
7087 modinfo->type = RTE_ETH_MODULE_SFF_8436;
7088 modinfo->eeprom_len = RTE_ETH_MODULE_SFF_8436_MAX_LEN;
7090 case HNS3_SFF8024_ID_QSFP_8436_8636:
7091 if (sfp_type.ext_type < HNS3_SFF_8636_V1_3) {
7092 modinfo->type = RTE_ETH_MODULE_SFF_8436;
7093 modinfo->eeprom_len = RTE_ETH_MODULE_SFF_8436_MAX_LEN;
7095 modinfo->type = RTE_ETH_MODULE_SFF_8636;
7096 modinfo->eeprom_len = RTE_ETH_MODULE_SFF_8636_MAX_LEN;
7099 case HNS3_SFF8024_ID_QSFP28_8636:
7100 modinfo->type = RTE_ETH_MODULE_SFF_8636;
7101 modinfo->eeprom_len = RTE_ETH_MODULE_SFF_8636_MAX_LEN;
7104 hns3_err(hw, "unknown module, type = %u, extra_type = %u.\n",
7105 sfp_type.type, sfp_type.ext_type);
7113 hns3_clock_gettime(struct timeval *tv)
7115 #ifdef CLOCK_MONOTONIC_RAW /* Defined in glibc bits/time.h */
7116 #define CLOCK_TYPE CLOCK_MONOTONIC_RAW
7118 #define CLOCK_TYPE CLOCK_MONOTONIC
7120 #define NSEC_TO_USEC_DIV 1000
7122 struct timespec spec;
7123 (void)clock_gettime(CLOCK_TYPE, &spec);
7125 tv->tv_sec = spec.tv_sec;
7126 tv->tv_usec = spec.tv_nsec / NSEC_TO_USEC_DIV;
7130 hns3_clock_calctime_ms(struct timeval *tv)
7132 return (uint64_t)tv->tv_sec * MSEC_PER_SEC +
7133 tv->tv_usec / USEC_PER_MSEC;
7137 hns3_clock_gettime_ms(void)
7141 hns3_clock_gettime(&tv);
7142 return hns3_clock_calctime_ms(&tv);
7146 hns3_parse_io_hint_func(const char *key, const char *value, void *extra_args)
7148 uint32_t hint = HNS3_IO_FUNC_HINT_NONE;
7152 if (strcmp(value, "vec") == 0)
7153 hint = HNS3_IO_FUNC_HINT_VEC;
7154 else if (strcmp(value, "sve") == 0)
7155 hint = HNS3_IO_FUNC_HINT_SVE;
7156 else if (strcmp(value, "simple") == 0)
7157 hint = HNS3_IO_FUNC_HINT_SIMPLE;
7158 else if (strcmp(value, "common") == 0)
7159 hint = HNS3_IO_FUNC_HINT_COMMON;
7161 /* If the hint is valid then update output parameters */
7162 if (hint != HNS3_IO_FUNC_HINT_NONE)
7163 *(uint32_t *)extra_args = hint;
7169 hns3_get_io_hint_func_name(uint32_t hint)
7172 case HNS3_IO_FUNC_HINT_VEC:
7174 case HNS3_IO_FUNC_HINT_SVE:
7176 case HNS3_IO_FUNC_HINT_SIMPLE:
7178 case HNS3_IO_FUNC_HINT_COMMON:
7186 hns3_parse_dev_caps_mask(const char *key, const char *value, void *extra_args)
7192 val = strtoull(value, NULL, 16);
7193 *(uint64_t *)extra_args = val;
7199 hns3_parse_mbx_time_limit(const char *key, const char *value, void *extra_args)
7205 val = strtoul(value, NULL, 10);
7208 * 500ms is empirical value in process of mailbox communication. If
7209 * the delay value is set to one lower thanthe empirical value, mailbox
7210 * communication may fail.
7212 if (val > HNS3_MBX_DEF_TIME_LIMIT_MS && val <= UINT16_MAX)
7213 *(uint16_t *)extra_args = val;
7219 hns3_parse_devargs(struct rte_eth_dev *dev)
7221 uint16_t mbx_time_limit_ms = HNS3_MBX_DEF_TIME_LIMIT_MS;
7222 struct hns3_adapter *hns = dev->data->dev_private;
7223 uint32_t rx_func_hint = HNS3_IO_FUNC_HINT_NONE;
7224 uint32_t tx_func_hint = HNS3_IO_FUNC_HINT_NONE;
7225 struct hns3_hw *hw = &hns->hw;
7226 uint64_t dev_caps_mask = 0;
7227 struct rte_kvargs *kvlist;
7229 if (dev->device->devargs == NULL)
7232 kvlist = rte_kvargs_parse(dev->device->devargs->args, NULL);
7236 (void)rte_kvargs_process(kvlist, HNS3_DEVARG_RX_FUNC_HINT,
7237 &hns3_parse_io_hint_func, &rx_func_hint);
7238 (void)rte_kvargs_process(kvlist, HNS3_DEVARG_TX_FUNC_HINT,
7239 &hns3_parse_io_hint_func, &tx_func_hint);
7240 (void)rte_kvargs_process(kvlist, HNS3_DEVARG_DEV_CAPS_MASK,
7241 &hns3_parse_dev_caps_mask, &dev_caps_mask);
7242 (void)rte_kvargs_process(kvlist, HNS3_DEVARG_MBX_TIME_LIMIT_MS,
7243 &hns3_parse_mbx_time_limit, &mbx_time_limit_ms);
7245 rte_kvargs_free(kvlist);
7247 if (rx_func_hint != HNS3_IO_FUNC_HINT_NONE)
7248 hns3_warn(hw, "parsed %s = %s.", HNS3_DEVARG_RX_FUNC_HINT,
7249 hns3_get_io_hint_func_name(rx_func_hint));
7250 hns->rx_func_hint = rx_func_hint;
7251 if (tx_func_hint != HNS3_IO_FUNC_HINT_NONE)
7252 hns3_warn(hw, "parsed %s = %s.", HNS3_DEVARG_TX_FUNC_HINT,
7253 hns3_get_io_hint_func_name(tx_func_hint));
7254 hns->tx_func_hint = tx_func_hint;
7256 if (dev_caps_mask != 0)
7257 hns3_warn(hw, "parsed %s = 0x%" PRIx64 ".",
7258 HNS3_DEVARG_DEV_CAPS_MASK, dev_caps_mask);
7259 hns->dev_caps_mask = dev_caps_mask;
7261 if (mbx_time_limit_ms != HNS3_MBX_DEF_TIME_LIMIT_MS)
7262 hns3_warn(hw, "parsed %s = %u.", HNS3_DEVARG_MBX_TIME_LIMIT_MS,
7264 hns->mbx_time_limit_ms = mbx_time_limit_ms;
7267 static const struct eth_dev_ops hns3_eth_dev_ops = {
7268 .dev_configure = hns3_dev_configure,
7269 .dev_start = hns3_dev_start,
7270 .dev_stop = hns3_dev_stop,
7271 .dev_close = hns3_dev_close,
7272 .promiscuous_enable = hns3_dev_promiscuous_enable,
7273 .promiscuous_disable = hns3_dev_promiscuous_disable,
7274 .allmulticast_enable = hns3_dev_allmulticast_enable,
7275 .allmulticast_disable = hns3_dev_allmulticast_disable,
7276 .mtu_set = hns3_dev_mtu_set,
7277 .stats_get = hns3_stats_get,
7278 .stats_reset = hns3_stats_reset,
7279 .xstats_get = hns3_dev_xstats_get,
7280 .xstats_get_names = hns3_dev_xstats_get_names,
7281 .xstats_reset = hns3_dev_xstats_reset,
7282 .xstats_get_by_id = hns3_dev_xstats_get_by_id,
7283 .xstats_get_names_by_id = hns3_dev_xstats_get_names_by_id,
7284 .dev_infos_get = hns3_dev_infos_get,
7285 .fw_version_get = hns3_fw_version_get,
7286 .rx_queue_setup = hns3_rx_queue_setup,
7287 .tx_queue_setup = hns3_tx_queue_setup,
7288 .rx_queue_release = hns3_dev_rx_queue_release,
7289 .tx_queue_release = hns3_dev_tx_queue_release,
7290 .rx_queue_start = hns3_dev_rx_queue_start,
7291 .rx_queue_stop = hns3_dev_rx_queue_stop,
7292 .tx_queue_start = hns3_dev_tx_queue_start,
7293 .tx_queue_stop = hns3_dev_tx_queue_stop,
7294 .rx_queue_intr_enable = hns3_dev_rx_queue_intr_enable,
7295 .rx_queue_intr_disable = hns3_dev_rx_queue_intr_disable,
7296 .rxq_info_get = hns3_rxq_info_get,
7297 .txq_info_get = hns3_txq_info_get,
7298 .rx_burst_mode_get = hns3_rx_burst_mode_get,
7299 .tx_burst_mode_get = hns3_tx_burst_mode_get,
7300 .flow_ctrl_get = hns3_flow_ctrl_get,
7301 .flow_ctrl_set = hns3_flow_ctrl_set,
7302 .priority_flow_ctrl_set = hns3_priority_flow_ctrl_set,
7303 .mac_addr_add = hns3_add_mac_addr,
7304 .mac_addr_remove = hns3_remove_mac_addr,
7305 .mac_addr_set = hns3_set_default_mac_addr,
7306 .set_mc_addr_list = hns3_set_mc_mac_addr_list,
7307 .link_update = hns3_dev_link_update,
7308 .dev_set_link_up = hns3_dev_set_link_up,
7309 .dev_set_link_down = hns3_dev_set_link_down,
7310 .rss_hash_update = hns3_dev_rss_hash_update,
7311 .rss_hash_conf_get = hns3_dev_rss_hash_conf_get,
7312 .reta_update = hns3_dev_rss_reta_update,
7313 .reta_query = hns3_dev_rss_reta_query,
7314 .flow_ops_get = hns3_dev_flow_ops_get,
7315 .vlan_filter_set = hns3_vlan_filter_set,
7316 .vlan_tpid_set = hns3_vlan_tpid_set,
7317 .vlan_offload_set = hns3_vlan_offload_set,
7318 .vlan_pvid_set = hns3_vlan_pvid_set,
7319 .get_reg = hns3_get_regs,
7320 .get_module_info = hns3_get_module_info,
7321 .get_module_eeprom = hns3_get_module_eeprom,
7322 .get_dcb_info = hns3_get_dcb_info,
7323 .dev_supported_ptypes_get = hns3_dev_supported_ptypes_get,
7324 .fec_get_capability = hns3_fec_get_capability,
7325 .fec_get = hns3_fec_get,
7326 .fec_set = hns3_fec_set,
7327 .tm_ops_get = hns3_tm_ops_get,
7328 .tx_done_cleanup = hns3_tx_done_cleanup,
7329 .timesync_enable = hns3_timesync_enable,
7330 .timesync_disable = hns3_timesync_disable,
7331 .timesync_read_rx_timestamp = hns3_timesync_read_rx_timestamp,
7332 .timesync_read_tx_timestamp = hns3_timesync_read_tx_timestamp,
7333 .timesync_adjust_time = hns3_timesync_adjust_time,
7334 .timesync_read_time = hns3_timesync_read_time,
7335 .timesync_write_time = hns3_timesync_write_time,
7338 static const struct hns3_reset_ops hns3_reset_ops = {
7339 .reset_service = hns3_reset_service,
7340 .stop_service = hns3_stop_service,
7341 .prepare_reset = hns3_prepare_reset,
7342 .wait_hardware_ready = hns3_wait_hardware_ready,
7343 .reinit_dev = hns3_reinit_dev,
7344 .restore_conf = hns3_restore_conf,
7345 .start_service = hns3_start_service,
7349 hns3_init_hw_ops(struct hns3_hw *hw)
7351 hw->ops.add_mc_mac_addr = hns3_add_mc_mac_addr;
7352 hw->ops.del_mc_mac_addr = hns3_remove_mc_mac_addr;
7353 hw->ops.add_uc_mac_addr = hns3_add_uc_mac_addr;
7354 hw->ops.del_uc_mac_addr = hns3_remove_uc_mac_addr;
7358 hns3_dev_init(struct rte_eth_dev *eth_dev)
7360 struct hns3_adapter *hns = eth_dev->data->dev_private;
7361 char mac_str[RTE_ETHER_ADDR_FMT_SIZE];
7362 struct rte_ether_addr *eth_addr;
7363 struct hns3_hw *hw = &hns->hw;
7366 PMD_INIT_FUNC_TRACE();
7368 hns3_flow_init(eth_dev);
7370 hns3_set_rxtx_function(eth_dev);
7371 eth_dev->dev_ops = &hns3_eth_dev_ops;
7372 eth_dev->rx_queue_count = hns3_rx_queue_count;
7373 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
7374 ret = hns3_mp_init_secondary();
7376 PMD_INIT_LOG(ERR, "Failed to init for secondary "
7377 "process, ret = %d", ret);
7378 goto err_mp_init_secondary;
7380 hw->secondary_cnt++;
7381 hns3_tx_push_init(eth_dev);
7385 ret = hns3_mp_init_primary();
7388 "Failed to init for primary process, ret = %d",
7390 goto err_mp_init_primary;
7393 hw->adapter_state = HNS3_NIC_UNINITIALIZED;
7395 hw->data = eth_dev->data;
7396 hns3_parse_devargs(eth_dev);
7399 * Set default max packet size according to the mtu
7400 * default vale in DPDK frame.
7402 hns->pf.mps = hw->data->mtu + HNS3_ETH_OVERHEAD;
7404 ret = hns3_reset_init(hw);
7406 goto err_init_reset;
7407 hw->reset.ops = &hns3_reset_ops;
7409 hns3_init_hw_ops(hw);
7410 ret = hns3_init_pf(eth_dev);
7412 PMD_INIT_LOG(ERR, "Failed to init pf: %d", ret);
7416 /* Allocate memory for storing MAC addresses */
7417 eth_dev->data->mac_addrs = rte_zmalloc("hns3-mac",
7418 sizeof(struct rte_ether_addr) *
7419 HNS3_UC_MACADDR_NUM, 0);
7420 if (eth_dev->data->mac_addrs == NULL) {
7421 PMD_INIT_LOG(ERR, "Failed to allocate %zx bytes needed "
7422 "to store MAC addresses",
7423 sizeof(struct rte_ether_addr) *
7424 HNS3_UC_MACADDR_NUM);
7426 goto err_rte_zmalloc;
7429 eth_addr = (struct rte_ether_addr *)hw->mac.mac_addr;
7430 if (!rte_is_valid_assigned_ether_addr(eth_addr)) {
7431 rte_eth_random_addr(hw->mac.mac_addr);
7432 hns3_ether_format_addr(mac_str, RTE_ETHER_ADDR_FMT_SIZE,
7433 (struct rte_ether_addr *)hw->mac.mac_addr);
7434 hns3_warn(hw, "default mac_addr from firmware is an invalid "
7435 "unicast address, using random MAC address %s",
7438 rte_ether_addr_copy((struct rte_ether_addr *)hw->mac.mac_addr,
7439 ð_dev->data->mac_addrs[0]);
7441 hw->adapter_state = HNS3_NIC_INITIALIZED;
7443 if (__atomic_load_n(&hw->reset.schedule, __ATOMIC_RELAXED) ==
7445 hns3_err(hw, "Reschedule reset service after dev_init");
7446 hns3_schedule_reset(hns);
7448 /* IMP will wait ready flag before reset */
7449 hns3_notify_reset_ready(hw, false);
7452 hns3_info(hw, "hns3 dev initialization successful!");
7456 hns3_uninit_pf(eth_dev);
7459 rte_free(hw->reset.wait_data);
7462 hns3_mp_uninit_primary();
7464 err_mp_init_primary:
7465 err_mp_init_secondary:
7466 eth_dev->dev_ops = NULL;
7467 eth_dev->rx_pkt_burst = NULL;
7468 eth_dev->rx_descriptor_status = NULL;
7469 eth_dev->tx_pkt_burst = NULL;
7470 eth_dev->tx_pkt_prepare = NULL;
7471 eth_dev->tx_descriptor_status = NULL;
7476 hns3_dev_uninit(struct rte_eth_dev *eth_dev)
7478 struct hns3_adapter *hns = eth_dev->data->dev_private;
7479 struct hns3_hw *hw = &hns->hw;
7481 PMD_INIT_FUNC_TRACE();
7483 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
7486 if (hw->adapter_state < HNS3_NIC_CLOSING)
7487 hns3_dev_close(eth_dev);
7489 hw->adapter_state = HNS3_NIC_REMOVED;
7494 eth_hns3_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
7495 struct rte_pci_device *pci_dev)
7497 return rte_eth_dev_pci_generic_probe(pci_dev,
7498 sizeof(struct hns3_adapter),
7503 eth_hns3_pci_remove(struct rte_pci_device *pci_dev)
7505 return rte_eth_dev_pci_generic_remove(pci_dev, hns3_dev_uninit);
7508 static const struct rte_pci_id pci_id_hns3_map[] = {
7509 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_GE) },
7510 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_25GE) },
7511 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_25GE_RDMA) },
7512 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_50GE_RDMA) },
7513 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_100G_RDMA_MACSEC) },
7514 { RTE_PCI_DEVICE(PCI_VENDOR_ID_HUAWEI, HNS3_DEV_ID_200G_RDMA) },
7515 { .vendor_id = 0, }, /* sentinel */
7518 static struct rte_pci_driver rte_hns3_pmd = {
7519 .id_table = pci_id_hns3_map,
7520 .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
7521 .probe = eth_hns3_pci_probe,
7522 .remove = eth_hns3_pci_remove,
7525 RTE_PMD_REGISTER_PCI(net_hns3, rte_hns3_pmd);
7526 RTE_PMD_REGISTER_PCI_TABLE(net_hns3, pci_id_hns3_map);
7527 RTE_PMD_REGISTER_KMOD_DEP(net_hns3, "* igb_uio | vfio-pci");
7528 RTE_PMD_REGISTER_PARAM_STRING(net_hns3,
7529 HNS3_DEVARG_RX_FUNC_HINT "=vec|sve|simple|common "
7530 HNS3_DEVARG_TX_FUNC_HINT "=vec|sve|simple|common "
7531 HNS3_DEVARG_DEV_CAPS_MASK "=<1-65535> "
7532 HNS3_DEVARG_MBX_TIME_LIMIT_MS "=<uint16> ");
7533 RTE_LOG_REGISTER_SUFFIX(hns3_logtype_init, init, NOTICE);
7534 RTE_LOG_REGISTER_SUFFIX(hns3_logtype_driver, driver, NOTICE);