1 /*******************************************************************************
3 Copyright (c) 2013 - 2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #ifndef _I40E_ADMINQ_CMD_H_
35 #define _I40E_ADMINQ_CMD_H_
37 /* This header file defines the i40e Admin Queue commands and is shared between
38 * i40e Firmware and Software.
40 * This file needs to comply with the Linux Kernel coding style.
43 #define I40E_FW_API_VERSION_MAJOR 0x0001
44 #define I40E_FW_API_VERSION_MINOR 0x0005
70 /* Flags sub-structure
71 * |0 |1 |2 |3 |4 |5 |6 |7 |8 |9 |10 |11 |12 |13 |14 |15 |
72 * |DD |CMP|ERR|VFE| * * RESERVED * * |LB |RD |VFC|BUF|SI |EI |FE |
75 /* command flags and offsets*/
76 #define I40E_AQ_FLAG_DD_SHIFT 0
77 #define I40E_AQ_FLAG_CMP_SHIFT 1
78 #define I40E_AQ_FLAG_ERR_SHIFT 2
79 #define I40E_AQ_FLAG_VFE_SHIFT 3
80 #define I40E_AQ_FLAG_LB_SHIFT 9
81 #define I40E_AQ_FLAG_RD_SHIFT 10
82 #define I40E_AQ_FLAG_VFC_SHIFT 11
83 #define I40E_AQ_FLAG_BUF_SHIFT 12
84 #define I40E_AQ_FLAG_SI_SHIFT 13
85 #define I40E_AQ_FLAG_EI_SHIFT 14
86 #define I40E_AQ_FLAG_FE_SHIFT 15
88 #define I40E_AQ_FLAG_DD (1 << I40E_AQ_FLAG_DD_SHIFT) /* 0x1 */
89 #define I40E_AQ_FLAG_CMP (1 << I40E_AQ_FLAG_CMP_SHIFT) /* 0x2 */
90 #define I40E_AQ_FLAG_ERR (1 << I40E_AQ_FLAG_ERR_SHIFT) /* 0x4 */
91 #define I40E_AQ_FLAG_VFE (1 << I40E_AQ_FLAG_VFE_SHIFT) /* 0x8 */
92 #define I40E_AQ_FLAG_LB (1 << I40E_AQ_FLAG_LB_SHIFT) /* 0x200 */
93 #define I40E_AQ_FLAG_RD (1 << I40E_AQ_FLAG_RD_SHIFT) /* 0x400 */
94 #define I40E_AQ_FLAG_VFC (1 << I40E_AQ_FLAG_VFC_SHIFT) /* 0x800 */
95 #define I40E_AQ_FLAG_BUF (1 << I40E_AQ_FLAG_BUF_SHIFT) /* 0x1000 */
96 #define I40E_AQ_FLAG_SI (1 << I40E_AQ_FLAG_SI_SHIFT) /* 0x2000 */
97 #define I40E_AQ_FLAG_EI (1 << I40E_AQ_FLAG_EI_SHIFT) /* 0x4000 */
98 #define I40E_AQ_FLAG_FE (1 << I40E_AQ_FLAG_FE_SHIFT) /* 0x8000 */
101 enum i40e_admin_queue_err {
102 I40E_AQ_RC_OK = 0, /* success */
103 I40E_AQ_RC_EPERM = 1, /* Operation not permitted */
104 I40E_AQ_RC_ENOENT = 2, /* No such element */
105 I40E_AQ_RC_ESRCH = 3, /* Bad opcode */
106 I40E_AQ_RC_EINTR = 4, /* operation interrupted */
107 I40E_AQ_RC_EIO = 5, /* I/O error */
108 I40E_AQ_RC_ENXIO = 6, /* No such resource */
109 I40E_AQ_RC_E2BIG = 7, /* Arg too long */
110 I40E_AQ_RC_EAGAIN = 8, /* Try again */
111 I40E_AQ_RC_ENOMEM = 9, /* Out of memory */
112 I40E_AQ_RC_EACCES = 10, /* Permission denied */
113 I40E_AQ_RC_EFAULT = 11, /* Bad address */
114 I40E_AQ_RC_EBUSY = 12, /* Device or resource busy */
115 I40E_AQ_RC_EEXIST = 13, /* object already exists */
116 I40E_AQ_RC_EINVAL = 14, /* Invalid argument */
117 I40E_AQ_RC_ENOTTY = 15, /* Not a typewriter */
118 I40E_AQ_RC_ENOSPC = 16, /* No space left or alloc failure */
119 I40E_AQ_RC_ENOSYS = 17, /* Function not implemented */
120 I40E_AQ_RC_ERANGE = 18, /* Parameter out of range */
121 I40E_AQ_RC_EFLUSHED = 19, /* Cmd flushed due to prev cmd error */
122 I40E_AQ_RC_BAD_ADDR = 20, /* Descriptor contains a bad pointer */
123 I40E_AQ_RC_EMODE = 21, /* Op not allowed in current dev mode */
124 I40E_AQ_RC_EFBIG = 22, /* File too large */
127 /* Admin Queue command opcodes */
128 enum i40e_admin_queue_opc {
130 i40e_aqc_opc_get_version = 0x0001,
131 i40e_aqc_opc_driver_version = 0x0002,
132 i40e_aqc_opc_queue_shutdown = 0x0003,
133 i40e_aqc_opc_set_pf_context = 0x0004,
135 /* resource ownership */
136 i40e_aqc_opc_request_resource = 0x0008,
137 i40e_aqc_opc_release_resource = 0x0009,
139 i40e_aqc_opc_list_func_capabilities = 0x000A,
140 i40e_aqc_opc_list_dev_capabilities = 0x000B,
144 i40e_aqc_opc_set_proxy_config = 0x0104,
145 i40e_aqc_opc_set_ns_proxy_table_entry = 0x0105,
149 i40e_aqc_opc_mac_address_read = 0x0107,
150 i40e_aqc_opc_mac_address_write = 0x0108,
153 i40e_aqc_opc_clear_pxe_mode = 0x0110,
157 i40e_aqc_opc_set_wol_filter = 0x0120,
158 i40e_aqc_opc_get_wake_reason = 0x0121,
159 i40e_aqc_opc_clear_all_wol_filters = 0x025E,
162 /* internal switch commands */
163 i40e_aqc_opc_get_switch_config = 0x0200,
164 i40e_aqc_opc_add_statistics = 0x0201,
165 i40e_aqc_opc_remove_statistics = 0x0202,
166 i40e_aqc_opc_set_port_parameters = 0x0203,
167 i40e_aqc_opc_get_switch_resource_alloc = 0x0204,
168 i40e_aqc_opc_set_switch_config = 0x0205,
169 i40e_aqc_opc_rx_ctl_reg_read = 0x0206,
170 i40e_aqc_opc_rx_ctl_reg_write = 0x0207,
172 i40e_aqc_opc_add_vsi = 0x0210,
173 i40e_aqc_opc_update_vsi_parameters = 0x0211,
174 i40e_aqc_opc_get_vsi_parameters = 0x0212,
176 i40e_aqc_opc_add_pv = 0x0220,
177 i40e_aqc_opc_update_pv_parameters = 0x0221,
178 i40e_aqc_opc_get_pv_parameters = 0x0222,
180 i40e_aqc_opc_add_veb = 0x0230,
181 i40e_aqc_opc_update_veb_parameters = 0x0231,
182 i40e_aqc_opc_get_veb_parameters = 0x0232,
184 i40e_aqc_opc_delete_element = 0x0243,
186 i40e_aqc_opc_add_macvlan = 0x0250,
187 i40e_aqc_opc_remove_macvlan = 0x0251,
188 i40e_aqc_opc_add_vlan = 0x0252,
189 i40e_aqc_opc_remove_vlan = 0x0253,
190 i40e_aqc_opc_set_vsi_promiscuous_modes = 0x0254,
191 i40e_aqc_opc_add_tag = 0x0255,
192 i40e_aqc_opc_remove_tag = 0x0256,
193 i40e_aqc_opc_add_multicast_etag = 0x0257,
194 i40e_aqc_opc_remove_multicast_etag = 0x0258,
195 i40e_aqc_opc_update_tag = 0x0259,
196 i40e_aqc_opc_add_control_packet_filter = 0x025A,
197 i40e_aqc_opc_remove_control_packet_filter = 0x025B,
198 i40e_aqc_opc_add_cloud_filters = 0x025C,
199 i40e_aqc_opc_remove_cloud_filters = 0x025D,
200 i40e_aqc_opc_clear_wol_switch_filters = 0x025E,
202 i40e_aqc_opc_add_mirror_rule = 0x0260,
203 i40e_aqc_opc_delete_mirror_rule = 0x0261,
206 i40e_aqc_opc_dcb_ignore_pfc = 0x0301,
207 i40e_aqc_opc_dcb_updated = 0x0302,
210 i40e_aqc_opc_configure_vsi_bw_limit = 0x0400,
211 i40e_aqc_opc_configure_vsi_ets_sla_bw_limit = 0x0406,
212 i40e_aqc_opc_configure_vsi_tc_bw = 0x0407,
213 i40e_aqc_opc_query_vsi_bw_config = 0x0408,
214 i40e_aqc_opc_query_vsi_ets_sla_config = 0x040A,
215 i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,
217 i40e_aqc_opc_enable_switching_comp_ets = 0x0413,
218 i40e_aqc_opc_modify_switching_comp_ets = 0x0414,
219 i40e_aqc_opc_disable_switching_comp_ets = 0x0415,
220 i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,
221 i40e_aqc_opc_configure_switching_comp_bw_config = 0x0417,
222 i40e_aqc_opc_query_switching_comp_ets_config = 0x0418,
223 i40e_aqc_opc_query_port_ets_config = 0x0419,
224 i40e_aqc_opc_query_switching_comp_bw_config = 0x041A,
225 i40e_aqc_opc_suspend_port_tx = 0x041B,
226 i40e_aqc_opc_resume_port_tx = 0x041C,
227 i40e_aqc_opc_configure_partition_bw = 0x041D,
229 i40e_aqc_opc_query_hmc_resource_profile = 0x0500,
230 i40e_aqc_opc_set_hmc_resource_profile = 0x0501,
233 i40e_aqc_opc_get_phy_abilities = 0x0600,
234 i40e_aqc_opc_set_phy_config = 0x0601,
235 i40e_aqc_opc_set_mac_config = 0x0603,
236 i40e_aqc_opc_set_link_restart_an = 0x0605,
237 i40e_aqc_opc_get_link_status = 0x0607,
238 i40e_aqc_opc_set_phy_int_mask = 0x0613,
239 i40e_aqc_opc_get_local_advt_reg = 0x0614,
240 i40e_aqc_opc_set_local_advt_reg = 0x0615,
241 i40e_aqc_opc_get_partner_advt = 0x0616,
242 i40e_aqc_opc_set_lb_modes = 0x0618,
243 i40e_aqc_opc_get_phy_wol_caps = 0x0621,
244 i40e_aqc_opc_set_phy_debug = 0x0622,
245 i40e_aqc_opc_upload_ext_phy_fm = 0x0625,
246 i40e_aqc_opc_run_phy_activity = 0x0626,
249 i40e_aqc_opc_nvm_read = 0x0701,
250 i40e_aqc_opc_nvm_erase = 0x0702,
251 i40e_aqc_opc_nvm_update = 0x0703,
252 i40e_aqc_opc_nvm_config_read = 0x0704,
253 i40e_aqc_opc_nvm_config_write = 0x0705,
254 i40e_aqc_opc_oem_post_update = 0x0720,
255 i40e_aqc_opc_thermal_sensor = 0x0721,
257 /* virtualization commands */
258 i40e_aqc_opc_send_msg_to_pf = 0x0801,
259 i40e_aqc_opc_send_msg_to_vf = 0x0802,
260 i40e_aqc_opc_send_msg_to_peer = 0x0803,
262 /* alternate structure */
263 i40e_aqc_opc_alternate_write = 0x0900,
264 i40e_aqc_opc_alternate_write_indirect = 0x0901,
265 i40e_aqc_opc_alternate_read = 0x0902,
266 i40e_aqc_opc_alternate_read_indirect = 0x0903,
267 i40e_aqc_opc_alternate_write_done = 0x0904,
268 i40e_aqc_opc_alternate_set_mode = 0x0905,
269 i40e_aqc_opc_alternate_clear_port = 0x0906,
272 i40e_aqc_opc_lldp_get_mib = 0x0A00,
273 i40e_aqc_opc_lldp_update_mib = 0x0A01,
274 i40e_aqc_opc_lldp_add_tlv = 0x0A02,
275 i40e_aqc_opc_lldp_update_tlv = 0x0A03,
276 i40e_aqc_opc_lldp_delete_tlv = 0x0A04,
277 i40e_aqc_opc_lldp_stop = 0x0A05,
278 i40e_aqc_opc_lldp_start = 0x0A06,
279 i40e_aqc_opc_get_cee_dcb_cfg = 0x0A07,
280 i40e_aqc_opc_lldp_set_local_mib = 0x0A08,
281 i40e_aqc_opc_lldp_stop_start_spec_agent = 0x0A09,
283 /* Tunnel commands */
284 i40e_aqc_opc_add_udp_tunnel = 0x0B00,
285 i40e_aqc_opc_del_udp_tunnel = 0x0B01,
287 i40e_aqc_opc_set_rss_key = 0x0B02,
288 i40e_aqc_opc_set_rss_lut = 0x0B03,
289 i40e_aqc_opc_get_rss_key = 0x0B04,
290 i40e_aqc_opc_get_rss_lut = 0x0B05,
294 i40e_aqc_opc_event_lan_overflow = 0x1001,
297 i40e_aqc_opc_oem_parameter_change = 0xFE00,
298 i40e_aqc_opc_oem_device_status_change = 0xFE01,
299 i40e_aqc_opc_oem_ocsd_initialize = 0xFE02,
300 i40e_aqc_opc_oem_ocbb_initialize = 0xFE03,
303 i40e_aqc_opc_debug_read_reg = 0xFF03,
304 i40e_aqc_opc_debug_write_reg = 0xFF04,
305 i40e_aqc_opc_debug_modify_reg = 0xFF07,
306 i40e_aqc_opc_debug_dump_internals = 0xFF08,
309 /* command structures and indirect data structures */
311 /* Structure naming conventions:
312 * - no suffix for direct command descriptor structures
313 * - _data for indirect sent data
314 * - _resp for indirect return data (data which is both will use _data)
315 * - _completion for direct return data
316 * - _element_ for repeated elements (may also be _data or _resp)
318 * Command structures are expected to overlay the params.raw member of the basic
319 * descriptor, and as such cannot exceed 16 bytes in length.
322 /* This macro is used to generate a compilation error if a structure
323 * is not exactly the correct length. It gives a divide by zero error if the
324 * structure is not of the correct size, otherwise it creates an enum that is
327 #define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \
328 { i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }
330 /* This macro is used extensively to ensure that command structures are 16
331 * bytes in length as they have to map to the raw array of that size.
333 #define I40E_CHECK_CMD_LENGTH(X) I40E_CHECK_STRUCT_LEN(16, X)
335 /* internal (0x00XX) commands */
337 /* Get version (direct 0x0001) */
338 struct i40e_aqc_get_version {
347 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);
349 /* Send driver version (indirect 0x0002) */
350 struct i40e_aqc_driver_version {
354 u8 driver_subbuild_ver;
360 I40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);
362 /* Queue Shutdown (direct 0x0003) */
363 struct i40e_aqc_queue_shutdown {
364 __le32 driver_unloading;
365 #define I40E_AQ_DRIVER_UNLOADING 0x1
369 I40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);
371 /* Set PF context (0x0004, direct) */
372 struct i40e_aqc_set_pf_context {
377 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);
379 /* Request resource ownership (direct 0x0008)
380 * Release resource ownership (direct 0x0009)
382 #define I40E_AQ_RESOURCE_NVM 1
383 #define I40E_AQ_RESOURCE_SDP 2
384 #define I40E_AQ_RESOURCE_ACCESS_READ 1
385 #define I40E_AQ_RESOURCE_ACCESS_WRITE 2
386 #define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 3000
387 #define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 180000
389 struct i40e_aqc_request_resource {
393 __le32 resource_number;
397 I40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);
399 /* Get function capabilities (indirect 0x000A)
400 * Get device capabilities (indirect 0x000B)
402 struct i40e_aqc_list_capabilites {
404 #define I40E_AQ_LIST_CAP_PF_INDEX_EN 1
412 I40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);
414 struct i40e_aqc_list_capabilities_element_resp {
426 #define I40E_AQ_CAP_ID_SWITCH_MODE 0x0001
427 #define I40E_AQ_CAP_ID_MNG_MODE 0x0002
428 #define I40E_AQ_CAP_ID_NPAR_ACTIVE 0x0003
429 #define I40E_AQ_CAP_ID_OS2BMC_CAP 0x0004
430 #define I40E_AQ_CAP_ID_FUNCTIONS_VALID 0x0005
431 #define I40E_AQ_CAP_ID_ALTERNATE_RAM 0x0006
432 #define I40E_AQ_CAP_ID_WOL_AND_PROXY 0x0008
433 #define I40E_AQ_CAP_ID_SRIOV 0x0012
434 #define I40E_AQ_CAP_ID_VF 0x0013
435 #define I40E_AQ_CAP_ID_VMDQ 0x0014
436 #define I40E_AQ_CAP_ID_8021QBG 0x0015
437 #define I40E_AQ_CAP_ID_8021QBR 0x0016
438 #define I40E_AQ_CAP_ID_VSI 0x0017
439 #define I40E_AQ_CAP_ID_DCB 0x0018
440 #define I40E_AQ_CAP_ID_FCOE 0x0021
441 #define I40E_AQ_CAP_ID_ISCSI 0x0022
442 #define I40E_AQ_CAP_ID_RSS 0x0040
443 #define I40E_AQ_CAP_ID_RXQ 0x0041
444 #define I40E_AQ_CAP_ID_TXQ 0x0042
445 #define I40E_AQ_CAP_ID_MSIX 0x0043
446 #define I40E_AQ_CAP_ID_VF_MSIX 0x0044
447 #define I40E_AQ_CAP_ID_FLOW_DIRECTOR 0x0045
448 #define I40E_AQ_CAP_ID_1588 0x0046
449 #define I40E_AQ_CAP_ID_IWARP 0x0051
450 #define I40E_AQ_CAP_ID_LED 0x0061
451 #define I40E_AQ_CAP_ID_SDP 0x0062
452 #define I40E_AQ_CAP_ID_MDIO 0x0063
453 #define I40E_AQ_CAP_ID_WSR_PROT 0x0064
454 #define I40E_AQ_CAP_ID_NVM_MGMT 0x0080
455 #define I40E_AQ_CAP_ID_FLEX10 0x00F1
456 #define I40E_AQ_CAP_ID_CEM 0x00F2
458 /* Set CPPM Configuration (direct 0x0103) */
459 struct i40e_aqc_cppm_configuration {
460 __le16 command_flags;
461 #define I40E_AQ_CPPM_EN_LTRC 0x0800
462 #define I40E_AQ_CPPM_EN_DMCTH 0x1000
463 #define I40E_AQ_CPPM_EN_DMCTLX 0x2000
464 #define I40E_AQ_CPPM_EN_HPTC 0x4000
465 #define I40E_AQ_CPPM_EN_DMARC 0x8000
474 I40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);
476 /* Set ARP Proxy command / response (indirect 0x0104) */
477 struct i40e_aqc_arp_proxy_data {
478 __le16 command_flags;
479 #define I40E_AQ_ARP_INIT_IPV4 0x0800
480 #define I40E_AQ_ARP_UNSUP_CTL 0x1000
481 #define I40E_AQ_ARP_ENA 0x2000
482 #define I40E_AQ_ARP_ADD_IPV4 0x4000
483 #define I40E_AQ_ARP_DEL_IPV4 0x8000
485 __le32 enabled_offloads;
486 #define I40E_AQ_ARP_DIRECTED_OFFLOAD_ENABLE 0x00000020
487 #define I40E_AQ_ARP_OFFLOAD_ENABLE 0x00000800
493 I40E_CHECK_STRUCT_LEN(0x14, i40e_aqc_arp_proxy_data);
495 /* Set NS Proxy Table Entry Command (indirect 0x0105) */
496 struct i40e_aqc_ns_proxy_data {
497 __le16 table_idx_mac_addr_0;
498 __le16 table_idx_mac_addr_1;
499 __le16 table_idx_ipv6_0;
500 __le16 table_idx_ipv6_1;
502 #define I40E_AQ_NS_PROXY_ADD_0 0x0001
503 #define I40E_AQ_NS_PROXY_DEL_0 0x0002
504 #define I40E_AQ_NS_PROXY_ADD_1 0x0004
505 #define I40E_AQ_NS_PROXY_DEL_1 0x0008
506 #define I40E_AQ_NS_PROXY_ADD_IPV6_0 0x0010
507 #define I40E_AQ_NS_PROXY_DEL_IPV6_0 0x0020
508 #define I40E_AQ_NS_PROXY_ADD_IPV6_1 0x0040
509 #define I40E_AQ_NS_PROXY_DEL_IPV6_1 0x0080
510 #define I40E_AQ_NS_PROXY_COMMAND_SEQ 0x0100
511 #define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 0x0200
512 #define I40E_AQ_NS_PROXY_INIT_MAC_TBL 0x0400
513 #define I40E_AQ_NS_PROXY_OFFLOAD_ENABLE 0x0800
514 #define I40E_AQ_NS_PROXY_DIRECTED_OFFLOAD_ENABLE 0x1000
517 u8 local_mac_addr[6];
518 u8 ipv6_addr_0[16]; /* Warning! spec specifies BE byte order */
522 I40E_CHECK_STRUCT_LEN(0x3c, i40e_aqc_ns_proxy_data);
524 /* Manage LAA Command (0x0106) - obsolete */
525 struct i40e_aqc_mng_laa {
526 __le16 command_flags;
527 #define I40E_AQ_LAA_FLAG_WR 0x8000
534 I40E_CHECK_CMD_LENGTH(i40e_aqc_mng_laa);
536 /* Manage MAC Address Read Command (indirect 0x0107) */
537 struct i40e_aqc_mac_address_read {
538 __le16 command_flags;
539 #define I40E_AQC_LAN_ADDR_VALID 0x10
540 #define I40E_AQC_SAN_ADDR_VALID 0x20
541 #define I40E_AQC_PORT_ADDR_VALID 0x40
542 #define I40E_AQC_WOL_ADDR_VALID 0x80
543 #define I40E_AQC_MC_MAG_EN_VALID 0x100
544 #define I40E_AQC_WOL_PRESERVE_STATUS 0x200
545 #define I40E_AQC_ADDR_VALID_MASK 0x3F0
551 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);
553 struct i40e_aqc_mac_address_read_data {
560 I40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);
562 /* Manage MAC Address Write Command (0x0108) */
563 struct i40e_aqc_mac_address_write {
564 __le16 command_flags;
565 #define I40E_AQC_MC_MAG_EN 0x0100
566 #define I40E_AQC_WOL_PRESERVE_ON_PFR 0x0200
567 #define I40E_AQC_WRITE_TYPE_LAA_ONLY 0x0000
568 #define I40E_AQC_WRITE_TYPE_LAA_WOL 0x4000
569 #define I40E_AQC_WRITE_TYPE_PORT 0x8000
570 #define I40E_AQC_WRITE_TYPE_UPDATE_MC_MAG 0xC000
571 #define I40E_AQC_WRITE_TYPE_MASK 0xC000
578 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);
580 /* PXE commands (0x011x) */
582 /* Clear PXE Command and response (direct 0x0110) */
583 struct i40e_aqc_clear_pxe {
588 I40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);
591 /* Set WoL Filter (0x0120) */
593 struct i40e_aqc_set_wol_filter {
595 #define I40E_AQC_MAX_NUM_WOL_FILTERS 8
596 #define I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_SHIFT 15
597 #define I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_MASK (0x1 << \
598 I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_SHIFT)
600 #define I40E_AQC_SET_WOL_FILTER_INDEX_SHIFT 0
601 #define I40E_AQC_SET_WOL_FILTER_INDEX_MASK (0x7 << \
602 I40E_AQC_SET_WOL_FILTER_INDEX_SHIFT)
604 #define I40E_AQC_SET_WOL_FILTER 0x8000
605 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_WOL 0x4000
606 #define I40E_AQC_SET_WOL_FILTER_WOL_PRESERVE_ON_PFR 0x2000
607 #define I40E_AQC_SET_WOL_FILTER_ACTION_CLEAR 0
608 #define I40E_AQC_SET_WOL_FILTER_ACTION_SET 1
610 #define I40E_AQC_SET_WOL_FILTER_ACTION_VALID 0x8000
611 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_ACTION_VALID 0x4000
617 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_wol_filter);
619 struct i40e_aqc_set_wol_filter_data {
624 I40E_CHECK_STRUCT_LEN(0x90, i40e_aqc_set_wol_filter_data);
626 /* Get Wake Reason (0x0121) */
628 struct i40e_aqc_get_wake_reason_completion {
631 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_SHIFT 0
632 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_MASK (0xFF << \
633 I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_SHIFT)
634 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_SHIFT 8
635 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_MASK (0xFF << \
636 I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_SHIFT)
640 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_wake_reason_completion);
642 #endif /* X722_SUPPORT */
643 /* Switch configuration commands (0x02xx) */
645 /* Used by many indirect commands that only pass an seid and a buffer in the
648 struct i40e_aqc_switch_seid {
655 I40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);
657 /* Get Switch Configuration command (indirect 0x0200)
658 * uses i40e_aqc_switch_seid for the descriptor
660 struct i40e_aqc_get_switch_config_header_resp {
666 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_config_header_resp);
668 struct i40e_aqc_switch_config_element_resp {
670 #define I40E_AQ_SW_ELEM_TYPE_MAC 1
671 #define I40E_AQ_SW_ELEM_TYPE_PF 2
672 #define I40E_AQ_SW_ELEM_TYPE_VF 3
673 #define I40E_AQ_SW_ELEM_TYPE_EMP 4
674 #define I40E_AQ_SW_ELEM_TYPE_BMC 5
675 #define I40E_AQ_SW_ELEM_TYPE_PV 16
676 #define I40E_AQ_SW_ELEM_TYPE_VEB 17
677 #define I40E_AQ_SW_ELEM_TYPE_PA 18
678 #define I40E_AQ_SW_ELEM_TYPE_VSI 19
680 #define I40E_AQ_SW_ELEM_REV_1 1
683 __le16 downlink_seid;
686 #define I40E_AQ_CONN_TYPE_REGULAR 0x1
687 #define I40E_AQ_CONN_TYPE_DEFAULT 0x2
688 #define I40E_AQ_CONN_TYPE_CASCADED 0x3
693 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_config_element_resp);
695 /* Get Switch Configuration (indirect 0x0200)
696 * an array of elements are returned in the response buffer
697 * the first in the array is the header, remainder are elements
699 struct i40e_aqc_get_switch_config_resp {
700 struct i40e_aqc_get_switch_config_header_resp header;
701 struct i40e_aqc_switch_config_element_resp element[1];
704 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_switch_config_resp);
706 /* Add Statistics (direct 0x0201)
707 * Remove Statistics (direct 0x0202)
709 struct i40e_aqc_add_remove_statistics {
716 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);
718 /* Set Port Parameters command (direct 0x0203) */
719 struct i40e_aqc_set_port_parameters {
720 __le16 command_flags;
721 #define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 1
722 #define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 2 /* must set! */
723 #define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 4
724 __le16 bad_frame_vsi;
725 #define I40E_AQ_SET_P_PARAMS_BFRAME_SEID_SHIFT 0x0
726 #define I40E_AQ_SET_P_PARAMS_BFRAME_SEID_MASK 0x3FF
727 __le16 default_seid; /* reserved for command */
731 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);
733 /* Get Switch Resource Allocation (indirect 0x0204) */
734 struct i40e_aqc_get_switch_resource_alloc {
735 u8 num_entries; /* reserved for command */
741 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);
743 /* expect an array of these structs in the response buffer */
744 struct i40e_aqc_switch_resource_alloc_element_resp {
746 #define I40E_AQ_RESOURCE_TYPE_VEB 0x0
747 #define I40E_AQ_RESOURCE_TYPE_VSI 0x1
748 #define I40E_AQ_RESOURCE_TYPE_MACADDR 0x2
749 #define I40E_AQ_RESOURCE_TYPE_STAG 0x3
750 #define I40E_AQ_RESOURCE_TYPE_ETAG 0x4
751 #define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 0x5
752 #define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 0x6
753 #define I40E_AQ_RESOURCE_TYPE_VLAN 0x7
754 #define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 0x8
755 #define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 0x9
756 #define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 0xA
757 #define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 0xB
758 #define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 0xC
759 #define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 0xD
760 #define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 0xF
761 #define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 0x10
762 #define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 0x11
763 #define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 0x12
764 #define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 0x13
769 __le16 total_unalloced;
773 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_resource_alloc_element_resp);
775 /* Set Switch Configuration (direct 0x0205) */
776 struct i40e_aqc_set_switch_config {
778 /* flags used for both fields below */
779 #define I40E_AQ_SET_SWITCH_CFG_PROMISC 0x0001
780 #define I40E_AQ_SET_SWITCH_CFG_L2_FILTER 0x0002
785 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_switch_config);
787 /* Read Receive control registers (direct 0x0206)
788 * Write Receive control registers (direct 0x0207)
789 * used for accessing Rx control registers that can be
790 * slow and need special handling when under high Rx load
792 struct i40e_aqc_rx_ctl_reg_read_write {
799 I40E_CHECK_CMD_LENGTH(i40e_aqc_rx_ctl_reg_read_write);
801 /* Add VSI (indirect 0x0210)
802 * this indirect command uses struct i40e_aqc_vsi_properties_data
803 * as the indirect buffer (128 bytes)
805 * Update VSI (indirect 0x211)
806 * uses the same data structure as Add VSI
808 * Get VSI (indirect 0x0212)
809 * uses the same completion and data structure as Add VSI
811 struct i40e_aqc_add_get_update_vsi {
814 #define I40E_AQ_VSI_CONN_TYPE_NORMAL 0x1
815 #define I40E_AQ_VSI_CONN_TYPE_DEFAULT 0x2
816 #define I40E_AQ_VSI_CONN_TYPE_CASCADED 0x3
821 #define I40E_AQ_VSI_TYPE_SHIFT 0x0
822 #define I40E_AQ_VSI_TYPE_MASK (0x3 << I40E_AQ_VSI_TYPE_SHIFT)
823 #define I40E_AQ_VSI_TYPE_VF 0x0
824 #define I40E_AQ_VSI_TYPE_VMDQ2 0x1
825 #define I40E_AQ_VSI_TYPE_PF 0x2
826 #define I40E_AQ_VSI_TYPE_EMP_MNG 0x3
827 #define I40E_AQ_VSI_FLAG_CASCADED_PV 0x4
832 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);
834 struct i40e_aqc_add_get_update_vsi_completion {
843 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);
845 struct i40e_aqc_vsi_properties_data {
846 /* first 96 byte are written by SW */
847 __le16 valid_sections;
848 #define I40E_AQ_VSI_PROP_SWITCH_VALID 0x0001
849 #define I40E_AQ_VSI_PROP_SECURITY_VALID 0x0002
850 #define I40E_AQ_VSI_PROP_VLAN_VALID 0x0004
851 #define I40E_AQ_VSI_PROP_CAS_PV_VALID 0x0008
852 #define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 0x0010
853 #define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 0x0020
854 #define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 0x0040
855 #define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 0x0080
856 #define I40E_AQ_VSI_PROP_OUTER_UP_VALID 0x0100
857 #define I40E_AQ_VSI_PROP_SCHED_VALID 0x0200
859 __le16 switch_id; /* 12bit id combined with flags below */
860 #define I40E_AQ_VSI_SW_ID_SHIFT 0x0000
861 #define I40E_AQ_VSI_SW_ID_MASK (0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)
862 #define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 0x1000
863 #define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 0x2000
864 #define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 0x4000
866 /* security section */
868 #define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 0x01
869 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 0x02
870 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 0x04
873 __le16 pvid; /* VLANS include priority bits */
876 #define I40E_AQ_VSI_PVLAN_MODE_SHIFT 0x00
877 #define I40E_AQ_VSI_PVLAN_MODE_MASK (0x03 << \
878 I40E_AQ_VSI_PVLAN_MODE_SHIFT)
879 #define I40E_AQ_VSI_PVLAN_MODE_TAGGED 0x01
880 #define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 0x02
881 #define I40E_AQ_VSI_PVLAN_MODE_ALL 0x03
882 #define I40E_AQ_VSI_PVLAN_INSERT_PVID 0x04
883 #define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 0x03
884 #define I40E_AQ_VSI_PVLAN_EMOD_MASK (0x3 << \
885 I40E_AQ_VSI_PVLAN_EMOD_SHIFT)
886 #define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 0x0
887 #define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 0x08
888 #define I40E_AQ_VSI_PVLAN_EMOD_STR 0x10
889 #define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 0x18
890 u8 pvlan_reserved[3];
891 /* ingress egress up sections */
892 __le32 ingress_table; /* bitmap, 3 bits per up */
893 #define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 0
894 #define I40E_AQ_VSI_UP_TABLE_UP0_MASK (0x7 << \
895 I40E_AQ_VSI_UP_TABLE_UP0_SHIFT)
896 #define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 3
897 #define I40E_AQ_VSI_UP_TABLE_UP1_MASK (0x7 << \
898 I40E_AQ_VSI_UP_TABLE_UP1_SHIFT)
899 #define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 6
900 #define I40E_AQ_VSI_UP_TABLE_UP2_MASK (0x7 << \
901 I40E_AQ_VSI_UP_TABLE_UP2_SHIFT)
902 #define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 9
903 #define I40E_AQ_VSI_UP_TABLE_UP3_MASK (0x7 << \
904 I40E_AQ_VSI_UP_TABLE_UP3_SHIFT)
905 #define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 12
906 #define I40E_AQ_VSI_UP_TABLE_UP4_MASK (0x7 << \
907 I40E_AQ_VSI_UP_TABLE_UP4_SHIFT)
908 #define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 15
909 #define I40E_AQ_VSI_UP_TABLE_UP5_MASK (0x7 << \
910 I40E_AQ_VSI_UP_TABLE_UP5_SHIFT)
911 #define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 18
912 #define I40E_AQ_VSI_UP_TABLE_UP6_MASK (0x7 << \
913 I40E_AQ_VSI_UP_TABLE_UP6_SHIFT)
914 #define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 21
915 #define I40E_AQ_VSI_UP_TABLE_UP7_MASK (0x7 << \
916 I40E_AQ_VSI_UP_TABLE_UP7_SHIFT)
917 __le32 egress_table; /* same defines as for ingress table */
918 /* cascaded PV section */
921 #define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 0x00
922 #define I40E_AQ_VSI_CAS_PV_TAGX_MASK (0x03 << \
923 I40E_AQ_VSI_CAS_PV_TAGX_SHIFT)
924 #define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 0x00
925 #define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 0x01
926 #define I40E_AQ_VSI_CAS_PV_TAGX_COPY 0x02
927 #define I40E_AQ_VSI_CAS_PV_INSERT_TAG 0x10
928 #define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 0x20
929 #define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 0x40
931 /* queue mapping section */
932 __le16 mapping_flags;
933 #define I40E_AQ_VSI_QUE_MAP_CONTIG 0x0
934 #define I40E_AQ_VSI_QUE_MAP_NONCONTIG 0x1
935 __le16 queue_mapping[16];
936 #define I40E_AQ_VSI_QUEUE_SHIFT 0x0
937 #define I40E_AQ_VSI_QUEUE_MASK (0x7FF << I40E_AQ_VSI_QUEUE_SHIFT)
938 __le16 tc_mapping[8];
939 #define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 0
940 #define I40E_AQ_VSI_TC_QUE_OFFSET_MASK (0x1FF << \
941 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT)
942 #define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 9
943 #define I40E_AQ_VSI_TC_QUE_NUMBER_MASK (0x7 << \
944 I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT)
945 /* queueing option section */
946 u8 queueing_opt_flags;
948 #define I40E_AQ_VSI_QUE_OPT_MULTICAST_UDP_ENA 0x04
949 #define I40E_AQ_VSI_QUE_OPT_UNICAST_UDP_ENA 0x08
951 #define I40E_AQ_VSI_QUE_OPT_TCP_ENA 0x10
952 #define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 0x20
954 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_PF 0x00
955 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_VSI 0x40
957 u8 queueing_opt_reserved[3];
958 /* scheduler section */
961 /* outer up section */
962 __le32 outer_up_table; /* same structure and defines as ingress tbl */
964 /* last 32 bytes are written by FW */
966 #define I40E_AQ_VSI_QS_HANDLE_INVALID 0xFFFF
967 __le16 stat_counter_idx;
969 u8 resp_reserved[12];
972 I40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);
974 /* Add Port Virtualizer (direct 0x0220)
975 * also used for update PV (direct 0x0221) but only flags are used
976 * (IS_CTRL_PORT only works on add PV)
978 struct i40e_aqc_add_update_pv {
979 __le16 command_flags;
980 #define I40E_AQC_PV_FLAG_PV_TYPE 0x1
981 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 0x2
982 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 0x4
983 #define I40E_AQC_PV_FLAG_IS_CTRL_PORT 0x8
985 __le16 connected_seid;
989 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);
991 struct i40e_aqc_add_update_pv_completion {
992 /* reserved for update; for add also encodes error if rc == ENOSPC */
994 #define I40E_AQC_PV_ERR_FLAG_NO_PV 0x1
995 #define I40E_AQC_PV_ERR_FLAG_NO_SCHED 0x2
996 #define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 0x4
997 #define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 0x8
1001 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);
1003 /* Get PV Params (direct 0x0222)
1004 * uses i40e_aqc_switch_seid for the descriptor
1007 struct i40e_aqc_get_pv_params_completion {
1009 __le16 default_stag;
1010 __le16 pv_flags; /* same flags as add_pv */
1011 #define I40E_AQC_GET_PV_PV_TYPE 0x1
1012 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 0x2
1013 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 0x4
1015 __le16 default_port_seid;
1018 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);
1020 /* Add VEB (direct 0x0230) */
1021 struct i40e_aqc_add_veb {
1023 __le16 downlink_seid;
1025 #define I40E_AQC_ADD_VEB_FLOATING 0x1
1026 #define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 1
1027 #define I40E_AQC_ADD_VEB_PORT_TYPE_MASK (0x3 << \
1028 I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT)
1029 #define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 0x2
1030 #define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 0x4
1031 #define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 0x8 /* deprecated */
1032 #define I40E_AQC_ADD_VEB_ENABLE_DISABLE_STATS 0x10
1037 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);
1039 struct i40e_aqc_add_veb_completion {
1042 /* also encodes error if rc == ENOSPC; codes are the same as add_pv */
1044 #define I40E_AQC_VEB_ERR_FLAG_NO_VEB 0x1
1045 #define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 0x2
1046 #define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 0x4
1047 #define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 0x8
1048 __le16 statistic_index;
1053 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);
1055 /* Get VEB Parameters (direct 0x0232)
1056 * uses i40e_aqc_switch_seid for the descriptor
1058 struct i40e_aqc_get_veb_parameters_completion {
1061 __le16 veb_flags; /* only the first/last flags from 0x0230 is valid */
1062 __le16 statistic_index;
1068 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);
1070 /* Delete Element (direct 0x0243)
1071 * uses the generic i40e_aqc_switch_seid
1074 /* Add MAC-VLAN (indirect 0x0250) */
1076 /* used for the command for most vlan commands */
1077 struct i40e_aqc_macvlan {
1078 __le16 num_addresses;
1080 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 0
1081 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK (0x3FF << \
1082 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
1083 #define I40E_AQC_MACVLAN_CMD_SEID_VALID 0x8000
1088 I40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);
1090 /* indirect data for command and response */
1091 struct i40e_aqc_add_macvlan_element_data {
1095 #define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 0x0001
1096 #define I40E_AQC_MACVLAN_ADD_HASH_MATCH 0x0002
1097 #define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 0x0004
1098 #define I40E_AQC_MACVLAN_ADD_TO_QUEUE 0x0008
1099 #define I40E_AQC_MACVLAN_ADD_USE_SHARED_MAC 0x0010
1100 __le16 queue_number;
1101 #define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 0
1102 #define I40E_AQC_MACVLAN_CMD_QUEUE_MASK (0x7FF << \
1103 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
1104 /* response section */
1106 #define I40E_AQC_MM_PERFECT_MATCH 0x01
1107 #define I40E_AQC_MM_HASH_MATCH 0x02
1108 #define I40E_AQC_MM_ERR_NO_RES 0xFF
1112 struct i40e_aqc_add_remove_macvlan_completion {
1113 __le16 perfect_mac_used;
1114 __le16 perfect_mac_free;
1115 __le16 unicast_hash_free;
1116 __le16 multicast_hash_free;
1121 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);
1123 /* Remove MAC-VLAN (indirect 0x0251)
1124 * uses i40e_aqc_macvlan for the descriptor
1125 * data points to an array of num_addresses of elements
1128 struct i40e_aqc_remove_macvlan_element_data {
1132 #define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 0x01
1133 #define I40E_AQC_MACVLAN_DEL_HASH_MATCH 0x02
1134 #define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 0x08
1135 #define I40E_AQC_MACVLAN_DEL_ALL_VSIS 0x10
1139 #define I40E_AQC_REMOVE_MACVLAN_SUCCESS 0x0
1140 #define I40E_AQC_REMOVE_MACVLAN_FAIL 0xFF
1141 u8 reply_reserved[3];
1144 /* Add VLAN (indirect 0x0252)
1145 * Remove VLAN (indirect 0x0253)
1146 * use the generic i40e_aqc_macvlan for the command
1148 struct i40e_aqc_add_remove_vlan_element_data {
1151 /* flags for add VLAN */
1152 #define I40E_AQC_ADD_VLAN_LOCAL 0x1
1153 #define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1
1154 #define I40E_AQC_ADD_PVLAN_TYPE_MASK (0x3 << I40E_AQC_ADD_PVLAN_TYPE_SHIFT)
1155 #define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 0x0
1156 #define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 0x2
1157 #define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 0x4
1158 #define I40E_AQC_VLAN_PTYPE_SHIFT 3
1159 #define I40E_AQC_VLAN_PTYPE_MASK (0x3 << I40E_AQC_VLAN_PTYPE_SHIFT)
1160 #define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 0x0
1161 #define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 0x8
1162 #define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 0x10
1163 #define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 0x18
1164 /* flags for remove VLAN */
1165 #define I40E_AQC_REMOVE_VLAN_ALL 0x1
1168 /* flags for add VLAN */
1169 #define I40E_AQC_ADD_VLAN_SUCCESS 0x0
1170 #define I40E_AQC_ADD_VLAN_FAIL_REQUEST 0xFE
1171 #define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 0xFF
1172 /* flags for remove VLAN */
1173 #define I40E_AQC_REMOVE_VLAN_SUCCESS 0x0
1174 #define I40E_AQC_REMOVE_VLAN_FAIL 0xFF
1178 struct i40e_aqc_add_remove_vlan_completion {
1186 /* Set VSI Promiscuous Modes (direct 0x0254) */
1187 struct i40e_aqc_set_vsi_promiscuous_modes {
1188 __le16 promiscuous_flags;
1190 /* flags used for both fields above */
1191 #define I40E_AQC_SET_VSI_PROMISC_UNICAST 0x01
1192 #define I40E_AQC_SET_VSI_PROMISC_MULTICAST 0x02
1193 #define I40E_AQC_SET_VSI_PROMISC_BROADCAST 0x04
1194 #define I40E_AQC_SET_VSI_DEFAULT 0x08
1195 #define I40E_AQC_SET_VSI_PROMISC_VLAN 0x10
1196 #define I40E_AQC_SET_VSI_PROMISC_TX 0x8000
1198 #define I40E_AQC_VSI_PROM_CMD_SEID_MASK 0x3FF
1200 #define I40E_AQC_SET_VSI_VLAN_MASK 0x0FFF
1201 #define I40E_AQC_SET_VSI_VLAN_VALID 0x8000
1205 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);
1207 /* Add S/E-tag command (direct 0x0255)
1208 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1210 struct i40e_aqc_add_tag {
1212 #define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 0x0001
1214 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 0
1215 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1216 I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT)
1218 __le16 queue_number;
1222 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);
1224 struct i40e_aqc_add_remove_tag_completion {
1230 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);
1232 /* Remove S/E-tag command (direct 0x0256)
1233 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1235 struct i40e_aqc_remove_tag {
1237 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 0
1238 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1239 I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT)
1244 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_tag);
1246 /* Add multicast E-Tag (direct 0x0257)
1247 * del multicast E-Tag (direct 0x0258) only uses pv_seid and etag fields
1248 * and no external data
1250 struct i40e_aqc_add_remove_mcast_etag {
1253 u8 num_unicast_etags;
1255 __le32 addr_high; /* address of array of 2-byte s-tags */
1259 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);
1261 struct i40e_aqc_add_remove_mcast_etag_completion {
1263 __le16 mcast_etags_used;
1264 __le16 mcast_etags_free;
1270 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);
1272 /* Update S/E-Tag (direct 0x0259) */
1273 struct i40e_aqc_update_tag {
1275 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 0
1276 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1277 I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT)
1283 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);
1285 struct i40e_aqc_update_tag_completion {
1291 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);
1293 /* Add Control Packet filter (direct 0x025A)
1294 * Remove Control Packet filter (direct 0x025B)
1295 * uses the i40e_aqc_add_oveb_cloud,
1296 * and the generic direct completion structure
1298 struct i40e_aqc_add_remove_control_packet_filter {
1302 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 0x0001
1303 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 0x0002
1304 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 0x0004
1305 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 0x0008
1306 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 0x0000
1308 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 0
1309 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK (0x3FF << \
1310 I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT)
1315 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);
1317 struct i40e_aqc_add_remove_control_packet_filter_completion {
1318 __le16 mac_etype_used;
1320 __le16 mac_etype_free;
1325 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);
1327 /* Add Cloud filters (indirect 0x025C)
1328 * Remove Cloud filters (indirect 0x025D)
1329 * uses the i40e_aqc_add_remove_cloud_filters,
1330 * and the generic indirect completion structure
1332 struct i40e_aqc_add_remove_cloud_filters {
1336 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 0
1337 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK (0x3FF << \
1338 I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT)
1344 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);
1346 struct i40e_aqc_add_remove_cloud_filters_element_data {
1360 #define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 0
1361 #define I40E_AQC_ADD_CLOUD_FILTER_MASK (0x3F << \
1362 I40E_AQC_ADD_CLOUD_FILTER_SHIFT)
1363 /* 0x0000 reserved */
1364 #define I40E_AQC_ADD_CLOUD_FILTER_OIP 0x0001
1365 /* 0x0002 reserved */
1366 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 0x0003
1367 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 0x0004
1368 /* 0x0005 reserved */
1369 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 0x0006
1370 /* 0x0007 reserved */
1371 /* 0x0008 reserved */
1372 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC 0x0009
1373 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC 0x000A
1374 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 0x000B
1375 #define I40E_AQC_ADD_CLOUD_FILTER_IIP 0x000C
1377 #define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 0x0080
1378 #define I40E_AQC_ADD_CLOUD_VNK_SHIFT 6
1379 #define I40E_AQC_ADD_CLOUD_VNK_MASK 0x00C0
1380 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 0
1381 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 0x0100
1383 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 9
1384 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 0x1E00
1385 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_VXLAN 0
1386 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1
1387 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_GENEVE 2
1388 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 3
1389 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_RESERVED 4
1390 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_VXLAN_GPE 5
1392 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_OUTER_MAC 0x2000
1393 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_INNER_MAC 0x4000
1394 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_OUTER_IP 0x8000
1398 __le16 queue_number;
1399 #define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 0
1400 #define I40E_AQC_ADD_CLOUD_QUEUE_MASK (0x7FF << \
1401 I40E_AQC_ADD_CLOUD_QUEUE_SHIFT)
1403 /* response section */
1404 u8 allocation_result;
1405 #define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 0x0
1406 #define I40E_AQC_ADD_CLOUD_FILTER_FAIL 0xFF
1407 u8 response_reserved[7];
1410 struct i40e_aqc_remove_cloud_filters_completion {
1411 __le16 perfect_ovlan_used;
1412 __le16 perfect_ovlan_free;
1419 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);
1421 /* Add Mirror Rule (indirect or direct 0x0260)
1422 * Delete Mirror Rule (indirect or direct 0x0261)
1423 * note: some rule types (4,5) do not use an external buffer.
1424 * take care to set the flags correctly.
1426 struct i40e_aqc_add_delete_mirror_rule {
1429 #define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 0
1430 #define I40E_AQC_MIRROR_RULE_TYPE_MASK (0x7 << \
1431 I40E_AQC_MIRROR_RULE_TYPE_SHIFT)
1432 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1
1433 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 2
1434 #define I40E_AQC_MIRROR_RULE_TYPE_VLAN 3
1435 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 4
1436 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 5
1438 __le16 destination; /* VSI for add, rule id for delete */
1439 __le32 addr_high; /* address of array of 2-byte VSI or VLAN ids */
1443 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);
1445 struct i40e_aqc_add_delete_mirror_rule_completion {
1447 __le16 rule_id; /* only used on add */
1448 __le16 mirror_rules_used;
1449 __le16 mirror_rules_free;
1454 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);
1458 /* PFC Ignore (direct 0x0301)
1459 * the command and response use the same descriptor structure
1461 struct i40e_aqc_pfc_ignore {
1463 u8 command_flags; /* unused on response */
1464 #define I40E_AQC_PFC_IGNORE_SET 0x80
1465 #define I40E_AQC_PFC_IGNORE_CLEAR 0x0
1469 I40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);
1471 /* DCB Update (direct 0x0302) uses the i40e_aq_desc structure
1472 * with no parameters
1475 /* TX scheduler 0x04xx */
1477 /* Almost all the indirect commands use
1478 * this generic struct to pass the SEID in param0
1480 struct i40e_aqc_tx_sched_ind {
1487 I40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);
1489 /* Several commands respond with a set of queue set handles */
1490 struct i40e_aqc_qs_handles_resp {
1491 __le16 qs_handles[8];
1494 /* Configure VSI BW limits (direct 0x0400) */
1495 struct i40e_aqc_configure_vsi_bw_limit {
1500 u8 max_credit; /* 0-3, limit = 2^max */
1504 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);
1506 /* Configure VSI Bandwidth Limit per Traffic Type (indirect 0x0406)
1507 * responds with i40e_aqc_qs_handles_resp
1509 struct i40e_aqc_configure_vsi_ets_sla_bw_data {
1512 __le16 tc_bw_credits[8]; /* FW writesback QS handles here */
1514 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1515 __le16 tc_bw_max[2];
1519 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_vsi_ets_sla_bw_data);
1521 /* Configure VSI Bandwidth Allocation per Traffic Type (indirect 0x0407)
1522 * responds with i40e_aqc_qs_handles_resp
1524 struct i40e_aqc_configure_vsi_tc_bw_data {
1527 u8 tc_bw_credits[8];
1529 __le16 qs_handles[8];
1532 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_vsi_tc_bw_data);
1534 /* Query vsi bw configuration (indirect 0x0408) */
1535 struct i40e_aqc_query_vsi_bw_config_resp {
1537 u8 tc_suspended_bits;
1539 __le16 qs_handles[8];
1541 __le16 port_bw_limit;
1543 u8 max_bw; /* 0-3, limit = 2^max */
1547 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_vsi_bw_config_resp);
1549 /* Query VSI Bandwidth Allocation per Traffic Type (indirect 0x040A) */
1550 struct i40e_aqc_query_vsi_ets_sla_config_resp {
1553 u8 share_credits[8];
1556 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1557 __le16 tc_bw_max[2];
1560 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_vsi_ets_sla_config_resp);
1562 /* Configure Switching Component Bandwidth Limit (direct 0x0410) */
1563 struct i40e_aqc_configure_switching_comp_bw_limit {
1568 u8 max_bw; /* 0-3, limit = 2^max */
1572 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);
1574 /* Enable Physical Port ETS (indirect 0x0413)
1575 * Modify Physical Port ETS (indirect 0x0414)
1576 * Disable Physical Port ETS (indirect 0x0415)
1578 struct i40e_aqc_configure_switching_comp_ets_data {
1582 #define I40E_AQ_ETS_SEEPAGE_EN_MASK 0x1
1583 u8 tc_strict_priority_flags;
1585 u8 tc_bw_share_credits[8];
1589 I40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_configure_switching_comp_ets_data);
1591 /* Configure Switching Component Bandwidth Limits per Tc (indirect 0x0416) */
1592 struct i40e_aqc_configure_switching_comp_ets_bw_limit_data {
1595 __le16 tc_bw_credit[8];
1597 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1598 __le16 tc_bw_max[2];
1602 I40E_CHECK_STRUCT_LEN(0x40,
1603 i40e_aqc_configure_switching_comp_ets_bw_limit_data);
1605 /* Configure Switching Component Bandwidth Allocation per Tc
1608 struct i40e_aqc_configure_switching_comp_bw_config_data {
1611 u8 absolute_credits; /* bool */
1612 u8 tc_bw_share_credits[8];
1616 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_switching_comp_bw_config_data);
1618 /* Query Switching Component Configuration (indirect 0x0418) */
1619 struct i40e_aqc_query_switching_comp_ets_config_resp {
1622 __le16 port_bw_limit;
1624 u8 tc_bw_max; /* 0-3, limit = 2^max */
1628 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_switching_comp_ets_config_resp);
1630 /* Query PhysicalPort ETS Configuration (indirect 0x0419) */
1631 struct i40e_aqc_query_port_ets_config_resp {
1635 u8 tc_strict_priority_bits;
1637 u8 tc_bw_share_credits[8];
1638 __le16 tc_bw_limits[8];
1640 /* 4 bits per tc 0-7, 4th bit reserved, limit = 2^max */
1641 __le16 tc_bw_max[2];
1645 I40E_CHECK_STRUCT_LEN(0x44, i40e_aqc_query_port_ets_config_resp);
1647 /* Query Switching Component Bandwidth Allocation per Traffic Type
1650 struct i40e_aqc_query_switching_comp_bw_config_resp {
1653 u8 absolute_credits_enable; /* bool */
1654 u8 tc_bw_share_credits[8];
1655 __le16 tc_bw_limits[8];
1657 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1658 __le16 tc_bw_max[2];
1661 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_switching_comp_bw_config_resp);
1663 /* Suspend/resume port TX traffic
1664 * (direct 0x041B and 0x041C) uses the generic SEID struct
1667 /* Configure partition BW
1670 struct i40e_aqc_configure_partition_bw_data {
1671 __le16 pf_valid_bits;
1672 u8 min_bw[16]; /* guaranteed bandwidth */
1673 u8 max_bw[16]; /* bandwidth limit */
1676 I40E_CHECK_STRUCT_LEN(0x22, i40e_aqc_configure_partition_bw_data);
1678 /* Get and set the active HMC resource profile and status.
1679 * (direct 0x0500) and (direct 0x0501)
1681 struct i40e_aq_get_set_hmc_resource_profile {
1687 I40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);
1689 enum i40e_aq_hmc_profile {
1690 /* I40E_HMC_PROFILE_NO_CHANGE = 0, reserved */
1691 I40E_HMC_PROFILE_DEFAULT = 1,
1692 I40E_HMC_PROFILE_FAVOR_VF = 2,
1693 I40E_HMC_PROFILE_EQUAL = 3,
1696 /* Get PHY Abilities (indirect 0x0600) uses the generic indirect struct */
1698 /* set in param0 for get phy abilities to report qualified modules */
1699 #define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 0x0001
1700 #define I40E_AQ_PHY_REPORT_INITIAL_VALUES 0x0002
1702 enum i40e_aq_phy_type {
1703 I40E_PHY_TYPE_SGMII = 0x0,
1704 I40E_PHY_TYPE_1000BASE_KX = 0x1,
1705 I40E_PHY_TYPE_10GBASE_KX4 = 0x2,
1706 I40E_PHY_TYPE_10GBASE_KR = 0x3,
1707 I40E_PHY_TYPE_40GBASE_KR4 = 0x4,
1708 I40E_PHY_TYPE_XAUI = 0x5,
1709 I40E_PHY_TYPE_XFI = 0x6,
1710 I40E_PHY_TYPE_SFI = 0x7,
1711 I40E_PHY_TYPE_XLAUI = 0x8,
1712 I40E_PHY_TYPE_XLPPI = 0x9,
1713 I40E_PHY_TYPE_40GBASE_CR4_CU = 0xA,
1714 I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
1715 I40E_PHY_TYPE_10GBASE_AOC = 0xC,
1716 I40E_PHY_TYPE_40GBASE_AOC = 0xD,
1717 I40E_PHY_TYPE_100BASE_TX = 0x11,
1718 I40E_PHY_TYPE_1000BASE_T = 0x12,
1719 I40E_PHY_TYPE_10GBASE_T = 0x13,
1720 I40E_PHY_TYPE_10GBASE_SR = 0x14,
1721 I40E_PHY_TYPE_10GBASE_LR = 0x15,
1722 I40E_PHY_TYPE_10GBASE_SFPP_CU = 0x16,
1723 I40E_PHY_TYPE_10GBASE_CR1 = 0x17,
1724 I40E_PHY_TYPE_40GBASE_CR4 = 0x18,
1725 I40E_PHY_TYPE_40GBASE_SR4 = 0x19,
1726 I40E_PHY_TYPE_40GBASE_LR4 = 0x1A,
1727 I40E_PHY_TYPE_1000BASE_SX = 0x1B,
1728 I40E_PHY_TYPE_1000BASE_LX = 0x1C,
1729 I40E_PHY_TYPE_1000BASE_T_OPTICAL = 0x1D,
1730 I40E_PHY_TYPE_20GBASE_KR2 = 0x1E,
1731 I40E_PHY_TYPE_25GBASE_KR = 0x1F,
1732 I40E_PHY_TYPE_25GBASE_CR = 0x20,
1733 I40E_PHY_TYPE_25GBASE_SR = 0x21,
1734 I40E_PHY_TYPE_25GBASE_LR = 0x22,
1738 #define I40E_LINK_SPEED_100MB_SHIFT 0x1
1739 #define I40E_LINK_SPEED_1000MB_SHIFT 0x2
1740 #define I40E_LINK_SPEED_10GB_SHIFT 0x3
1741 #define I40E_LINK_SPEED_40GB_SHIFT 0x4
1742 #define I40E_LINK_SPEED_20GB_SHIFT 0x5
1743 #define I40E_LINK_SPEED_25GB_SHIFT 0x6
1745 enum i40e_aq_link_speed {
1746 I40E_LINK_SPEED_UNKNOWN = 0,
1747 I40E_LINK_SPEED_100MB = (1 << I40E_LINK_SPEED_100MB_SHIFT),
1748 I40E_LINK_SPEED_1GB = (1 << I40E_LINK_SPEED_1000MB_SHIFT),
1749 I40E_LINK_SPEED_10GB = (1 << I40E_LINK_SPEED_10GB_SHIFT),
1750 I40E_LINK_SPEED_40GB = (1 << I40E_LINK_SPEED_40GB_SHIFT),
1751 I40E_LINK_SPEED_20GB = (1 << I40E_LINK_SPEED_20GB_SHIFT),
1752 I40E_LINK_SPEED_25GB = (1 << I40E_LINK_SPEED_25GB_SHIFT),
1755 struct i40e_aqc_module_desc {
1763 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_module_desc);
1765 struct i40e_aq_get_phy_abilities_resp {
1766 __le32 phy_type; /* bitmap using the above enum for offsets */
1767 u8 link_speed; /* bitmap using the above enum bit patterns */
1769 #define I40E_AQ_PHY_FLAG_PAUSE_TX 0x01
1770 #define I40E_AQ_PHY_FLAG_PAUSE_RX 0x02
1771 #define I40E_AQ_PHY_FLAG_LOW_POWER 0x04
1772 #define I40E_AQ_PHY_LINK_ENABLED 0x08
1773 #define I40E_AQ_PHY_AN_ENABLED 0x10
1774 #define I40E_AQ_PHY_FLAG_MODULE_QUAL 0x20
1775 #define I40E_AQ_PHY_FEC_ABILITY_KR 0x40
1776 #define I40E_AQ_PHY_FEC_ABILITY_RS 0x80
1777 __le16 eee_capability;
1778 #define I40E_AQ_EEE_100BASE_TX 0x0002
1779 #define I40E_AQ_EEE_1000BASE_T 0x0004
1780 #define I40E_AQ_EEE_10GBASE_T 0x0008
1781 #define I40E_AQ_EEE_1000BASE_KX 0x0010
1782 #define I40E_AQ_EEE_10GBASE_KX4 0x0020
1783 #define I40E_AQ_EEE_10GBASE_KR 0x0040
1786 #define I40E_AQ_SET_PHY_D3_LPAN_ENA 0x01
1788 #define I40E_AQ_PHY_TYPE_EXT_25G_KR 0x01
1789 #define I40E_AQ_PHY_TYPE_EXT_25G_CR 0x02
1790 #define I40E_AQ_PHY_TYPE_EXT_25G_SR 0x04
1791 #define I40E_AQ_PHY_TYPE_EXT_25G_LR 0x08
1792 u8 fec_cfg_curr_mod_ext_info;
1793 #define I40E_AQ_ENABLE_FEC_KR 0x01
1794 #define I40E_AQ_ENABLE_FEC_RS 0x02
1795 #define I40E_AQ_REQUEST_FEC_KR 0x04
1796 #define I40E_AQ_REQUEST_FEC_RS 0x08
1797 #define I40E_AQ_ENABLE_FEC_AUTO 0x10
1799 #define I40E_AQ_MODULE_TYPE_EXT_MASK 0xE0
1800 #define I40E_AQ_MODULE_TYPE_EXT_SHIFT 5
1805 u8 qualified_module_count;
1806 #define I40E_AQ_PHY_MAX_QMS 16
1807 struct i40e_aqc_module_desc qualified_module[I40E_AQ_PHY_MAX_QMS];
1810 I40E_CHECK_STRUCT_LEN(0x218, i40e_aq_get_phy_abilities_resp);
1812 /* Set PHY Config (direct 0x0601) */
1813 struct i40e_aq_set_phy_config { /* same bits as above in all */
1817 /* bits 0-2 use the values from get_phy_abilities_resp */
1818 #define I40E_AQ_PHY_ENABLE_LINK 0x08
1819 #define I40E_AQ_PHY_ENABLE_AN 0x10
1820 #define I40E_AQ_PHY_ENABLE_ATOMIC_LINK 0x20
1821 __le16 eee_capability;
1826 #define I40E_AQ_SET_FEC_ABILITY_KR BIT(0)
1827 #define I40E_AQ_SET_FEC_ABILITY_RS BIT(1)
1828 #define I40E_AQ_SET_FEC_REQUEST_KR BIT(2)
1829 #define I40E_AQ_SET_FEC_REQUEST_RS BIT(3)
1830 #define I40E_AQ_SET_FEC_AUTO BIT(4)
1831 #define I40E_AQ_PHY_FEC_CONFIG_SHIFT 0x0
1832 #define I40E_AQ_PHY_FEC_CONFIG_MASK (0x1F << I40E_AQ_PHY_FEC_CONFIG_SHIFT)
1836 I40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);
1838 /* Set MAC Config command data structure (direct 0x0603) */
1839 struct i40e_aq_set_mac_config {
1840 __le16 max_frame_size;
1842 #define I40E_AQ_SET_MAC_CONFIG_CRC_EN 0x04
1843 #define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 0x78
1844 #define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 3
1845 #define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 0x0
1846 #define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 0xF
1847 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 0x9
1848 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 0x8
1849 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 0x7
1850 #define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 0x6
1851 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 0x5
1852 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 0x4
1853 #define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 0x3
1854 #define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 0x2
1855 #define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 0x1
1856 u8 tx_timer_priority; /* bitmap */
1857 __le16 tx_timer_value;
1858 __le16 fc_refresh_threshold;
1862 I40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);
1864 /* Restart Auto-Negotiation (direct 0x605) */
1865 struct i40e_aqc_set_link_restart_an {
1867 #define I40E_AQ_PHY_RESTART_AN 0x02
1868 #define I40E_AQ_PHY_LINK_ENABLE 0x04
1872 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);
1874 /* Get Link Status cmd & response data structure (direct 0x0607) */
1875 struct i40e_aqc_get_link_status {
1876 __le16 command_flags; /* only field set on command */
1877 #define I40E_AQ_LSE_MASK 0x3
1878 #define I40E_AQ_LSE_NOP 0x0
1879 #define I40E_AQ_LSE_DISABLE 0x2
1880 #define I40E_AQ_LSE_ENABLE 0x3
1881 /* only response uses this flag */
1882 #define I40E_AQ_LSE_IS_ENABLED 0x1
1883 u8 phy_type; /* i40e_aq_phy_type */
1884 u8 link_speed; /* i40e_aq_link_speed */
1886 #define I40E_AQ_LINK_UP 0x01 /* obsolete */
1887 #define I40E_AQ_LINK_UP_FUNCTION 0x01
1888 #define I40E_AQ_LINK_FAULT 0x02
1889 #define I40E_AQ_LINK_FAULT_TX 0x04
1890 #define I40E_AQ_LINK_FAULT_RX 0x08
1891 #define I40E_AQ_LINK_FAULT_REMOTE 0x10
1892 #define I40E_AQ_LINK_UP_PORT 0x20
1893 #define I40E_AQ_MEDIA_AVAILABLE 0x40
1894 #define I40E_AQ_SIGNAL_DETECT 0x80
1896 #define I40E_AQ_AN_COMPLETED 0x01
1897 #define I40E_AQ_LP_AN_ABILITY 0x02
1898 #define I40E_AQ_PD_FAULT 0x04
1899 #define I40E_AQ_FEC_EN 0x08
1900 #define I40E_AQ_PHY_LOW_POWER 0x10
1901 #define I40E_AQ_LINK_PAUSE_TX 0x20
1902 #define I40E_AQ_LINK_PAUSE_RX 0x40
1903 #define I40E_AQ_QUALIFIED_MODULE 0x80
1905 #define I40E_AQ_LINK_PHY_TEMP_ALARM 0x01
1906 #define I40E_AQ_LINK_XCESSIVE_ERRORS 0x02
1907 #define I40E_AQ_LINK_TX_SHIFT 0x02
1908 #define I40E_AQ_LINK_TX_MASK (0x03 << I40E_AQ_LINK_TX_SHIFT)
1909 #define I40E_AQ_LINK_TX_ACTIVE 0x00
1910 #define I40E_AQ_LINK_TX_DRAINED 0x01
1911 #define I40E_AQ_LINK_TX_FLUSHED 0x03
1912 #define I40E_AQ_LINK_FORCED_40G 0x10
1913 /* 25G Error Codes */
1914 #define I40E_AQ_25G_NO_ERR 0X00
1915 #define I40E_AQ_25G_NOT_PRESENT 0X01
1916 #define I40E_AQ_25G_NVM_CRC_ERR 0X02
1917 #define I40E_AQ_25G_SBUS_UCODE_ERR 0X03
1918 #define I40E_AQ_25G_SERDES_UCODE_ERR 0X04
1919 #define I40E_AQ_25G_NIMB_UCODE_ERR 0X05
1920 u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
1921 __le16 max_frame_size;
1923 #define I40E_AQ_CONFIG_FEC_KR_ENA 0x01
1924 #define I40E_AQ_CONFIG_FEC_RS_ENA 0x02
1925 #define I40E_AQ_CONFIG_CRC_ENA 0x04
1926 #define I40E_AQ_CONFIG_PACING_MASK 0x78
1928 #define I40E_AQ_LINK_POWER_CLASS_1 0x00
1929 #define I40E_AQ_LINK_POWER_CLASS_2 0x01
1930 #define I40E_AQ_LINK_POWER_CLASS_3 0x02
1931 #define I40E_AQ_LINK_POWER_CLASS_4 0x03
1932 #define I40E_AQ_PWR_CLASS_MASK 0x03
1936 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
1938 /* Set event mask command (direct 0x613) */
1939 struct i40e_aqc_set_phy_int_mask {
1942 #define I40E_AQ_EVENT_LINK_UPDOWN 0x0002
1943 #define I40E_AQ_EVENT_MEDIA_NA 0x0004
1944 #define I40E_AQ_EVENT_LINK_FAULT 0x0008
1945 #define I40E_AQ_EVENT_PHY_TEMP_ALARM 0x0010
1946 #define I40E_AQ_EVENT_EXCESSIVE_ERRORS 0x0020
1947 #define I40E_AQ_EVENT_SIGNAL_DETECT 0x0040
1948 #define I40E_AQ_EVENT_AN_COMPLETED 0x0080
1949 #define I40E_AQ_EVENT_MODULE_QUAL_FAIL 0x0100
1950 #define I40E_AQ_EVENT_PORT_TX_SUSPENDED 0x0200
1954 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);
1956 /* Get Local AN advt register (direct 0x0614)
1957 * Set Local AN advt register (direct 0x0615)
1958 * Get Link Partner AN advt register (direct 0x0616)
1960 struct i40e_aqc_an_advt_reg {
1961 __le32 local_an_reg0;
1962 __le16 local_an_reg1;
1966 I40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);
1968 /* Set Loopback mode (0x0618) */
1969 struct i40e_aqc_set_lb_mode {
1971 #define I40E_AQ_LB_PHY_LOCAL 0x01
1972 #define I40E_AQ_LB_PHY_REMOTE 0x02
1973 #define I40E_AQ_LB_MAC_LOCAL 0x04
1977 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);
1979 /* Set PHY Debug command (0x0622) */
1980 struct i40e_aqc_set_phy_debug {
1982 #define I40E_AQ_PHY_DEBUG_RESET_INTERNAL 0x02
1983 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT 2
1984 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK (0x03 << \
1985 I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT)
1986 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE 0x00
1987 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD 0x01
1988 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT 0x02
1989 /* Disable link manageability on a single port */
1990 #define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW 0x10
1991 /* Disable link manageability on all ports needs both bits 4 and 5 */
1992 #define I40E_AQ_PHY_DEBUG_DISABLE_ALL_LINK_FW 0x20
1996 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);
1998 enum i40e_aq_phy_reg_type {
1999 I40E_AQC_PHY_REG_INTERNAL = 0x1,
2000 I40E_AQC_PHY_REG_EXERNAL_BASET = 0x2,
2001 I40E_AQC_PHY_REG_EXERNAL_MODULE = 0x3
2004 /* Run PHY Activity (0x0626) */
2005 struct i40e_aqc_run_phy_activity {
2014 I40E_CHECK_CMD_LENGTH(i40e_aqc_run_phy_activity);
2016 /* NVM Read command (indirect 0x0701)
2017 * NVM Erase commands (direct 0x0702)
2018 * NVM Update commands (indirect 0x0703)
2020 struct i40e_aqc_nvm_update {
2022 #define I40E_AQ_NVM_LAST_CMD 0x01
2023 #define I40E_AQ_NVM_FLASH_ONLY 0x80
2031 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);
2033 /* NVM Config Read (indirect 0x0704) */
2034 struct i40e_aqc_nvm_config_read {
2036 #define I40E_AQ_ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK 1
2037 #define I40E_AQ_ANVM_READ_SINGLE_FEATURE 0
2038 #define I40E_AQ_ANVM_READ_MULTIPLE_FEATURES 1
2039 __le16 element_count;
2040 __le16 element_id; /* Feature/field ID */
2041 __le16 element_id_msw; /* MSWord of field ID */
2042 __le32 address_high;
2046 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);
2048 /* NVM Config Write (indirect 0x0705) */
2049 struct i40e_aqc_nvm_config_write {
2051 __le16 element_count;
2053 __le32 address_high;
2057 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);
2059 /* Used for 0x0704 as well as for 0x0705 commands */
2060 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT 1
2061 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_MASK \
2062 (1 << I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT)
2063 #define I40E_AQ_ANVM_FEATURE 0
2064 #define I40E_AQ_ANVM_IMMEDIATE_FIELD (1 << FEATURE_OR_IMMEDIATE_SHIFT)
2065 struct i40e_aqc_nvm_config_data_feature {
2067 #define I40E_AQ_ANVM_FEATURE_OPTION_OEM_ONLY 0x01
2068 #define I40E_AQ_ANVM_FEATURE_OPTION_DWORD_MAP 0x08
2069 #define I40E_AQ_ANVM_FEATURE_OPTION_POR_CSR 0x10
2070 __le16 feature_options;
2071 __le16 feature_selection;
2074 I40E_CHECK_STRUCT_LEN(0x6, i40e_aqc_nvm_config_data_feature);
2076 struct i40e_aqc_nvm_config_data_immediate_field {
2079 __le16 field_options;
2083 I40E_CHECK_STRUCT_LEN(0xc, i40e_aqc_nvm_config_data_immediate_field);
2085 /* OEM Post Update (indirect 0x0720)
2086 * no command data struct used
2088 struct i40e_aqc_nvm_oem_post_update {
2089 #define I40E_AQ_NVM_OEM_POST_UPDATE_EXTERNAL_DATA 0x01
2094 I40E_CHECK_STRUCT_LEN(0x8, i40e_aqc_nvm_oem_post_update);
2096 struct i40e_aqc_nvm_oem_post_update_buffer {
2103 I40E_CHECK_STRUCT_LEN(0x28, i40e_aqc_nvm_oem_post_update_buffer);
2105 /* Thermal Sensor (indirect 0x0721)
2106 * read or set thermal sensor configs and values
2107 * takes a sensor and command specific data buffer, not detailed here
2109 struct i40e_aqc_thermal_sensor {
2111 #define I40E_AQ_THERMAL_SENSOR_READ_CONFIG 0
2112 #define I40E_AQ_THERMAL_SENSOR_SET_CONFIG 1
2113 #define I40E_AQ_THERMAL_SENSOR_READ_TEMP 2
2119 I40E_CHECK_CMD_LENGTH(i40e_aqc_thermal_sensor);
2121 /* Send to PF command (indirect 0x0801) id is only used by PF
2122 * Send to VF command (indirect 0x0802) id is only used by PF
2123 * Send to Peer PF command (indirect 0x0803)
2125 struct i40e_aqc_pf_vf_message {
2132 I40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);
2134 /* Alternate structure */
2136 /* Direct write (direct 0x0900)
2137 * Direct read (direct 0x0902)
2139 struct i40e_aqc_alternate_write {
2146 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);
2148 /* Indirect write (indirect 0x0901)
2149 * Indirect read (indirect 0x0903)
2152 struct i40e_aqc_alternate_ind_write {
2159 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);
2161 /* Done alternate write (direct 0x0904)
2164 struct i40e_aqc_alternate_write_done {
2166 #define I40E_AQ_ALTERNATE_MODE_BIOS_MASK 1
2167 #define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY 0
2168 #define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI 1
2169 #define I40E_AQ_ALTERNATE_RESET_NEEDED 2
2173 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);
2175 /* Set OEM mode (direct 0x0905) */
2176 struct i40e_aqc_alternate_set_mode {
2178 #define I40E_AQ_ALTERNATE_MODE_NONE 0
2179 #define I40E_AQ_ALTERNATE_MODE_OEM 1
2183 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);
2185 /* Clear port Alternate RAM (direct 0x0906) uses i40e_aq_desc */
2187 /* async events 0x10xx */
2189 /* Lan Queue Overflow Event (direct, 0x1001) */
2190 struct i40e_aqc_lan_overflow {
2191 __le32 prtdcb_rupto;
2196 I40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);
2198 /* Get LLDP MIB (indirect 0x0A00) */
2199 struct i40e_aqc_lldp_get_mib {
2202 #define I40E_AQ_LLDP_MIB_TYPE_MASK 0x3
2203 #define I40E_AQ_LLDP_MIB_LOCAL 0x0
2204 #define I40E_AQ_LLDP_MIB_REMOTE 0x1
2205 #define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 0x2
2206 #define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 0xC
2207 #define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 0x2
2208 #define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 0x0
2209 #define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 0x1
2210 #define I40E_AQ_LLDP_TX_SHIFT 0x4
2211 #define I40E_AQ_LLDP_TX_MASK (0x03 << I40E_AQ_LLDP_TX_SHIFT)
2212 /* TX pause flags use I40E_AQ_LINK_TX_* above */
2220 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);
2222 /* Configure LLDP MIB Change Event (direct 0x0A01)
2223 * also used for the event (with type in the command field)
2225 struct i40e_aqc_lldp_update_mib {
2227 #define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 0x0
2228 #define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 0x1
2234 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);
2236 /* Add LLDP TLV (indirect 0x0A02)
2237 * Delete LLDP TLV (indirect 0x0A04)
2239 struct i40e_aqc_lldp_add_tlv {
2240 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2248 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);
2250 /* Update LLDP TLV (indirect 0x0A03) */
2251 struct i40e_aqc_lldp_update_tlv {
2252 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2261 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);
2263 /* Stop LLDP (direct 0x0A05) */
2264 struct i40e_aqc_lldp_stop {
2266 #define I40E_AQ_LLDP_AGENT_STOP 0x0
2267 #define I40E_AQ_LLDP_AGENT_SHUTDOWN 0x1
2271 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);
2273 /* Start LLDP (direct 0x0A06) */
2275 struct i40e_aqc_lldp_start {
2277 #define I40E_AQ_LLDP_AGENT_START 0x1
2281 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);
2283 /* Get CEE DCBX Oper Config (0x0A07)
2284 * uses the generic descriptor struct
2285 * returns below as indirect response
2288 #define I40E_AQC_CEE_APP_FCOE_SHIFT 0x0
2289 #define I40E_AQC_CEE_APP_FCOE_MASK (0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)
2290 #define I40E_AQC_CEE_APP_ISCSI_SHIFT 0x3
2291 #define I40E_AQC_CEE_APP_ISCSI_MASK (0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)
2292 #define I40E_AQC_CEE_APP_FIP_SHIFT 0x8
2293 #define I40E_AQC_CEE_APP_FIP_MASK (0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)
2295 #define I40E_AQC_CEE_PG_STATUS_SHIFT 0x0
2296 #define I40E_AQC_CEE_PG_STATUS_MASK (0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)
2297 #define I40E_AQC_CEE_PFC_STATUS_SHIFT 0x3
2298 #define I40E_AQC_CEE_PFC_STATUS_MASK (0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)
2299 #define I40E_AQC_CEE_APP_STATUS_SHIFT 0x8
2300 #define I40E_AQC_CEE_APP_STATUS_MASK (0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)
2301 #define I40E_AQC_CEE_FCOE_STATUS_SHIFT 0x8
2302 #define I40E_AQC_CEE_FCOE_STATUS_MASK (0x7 << I40E_AQC_CEE_FCOE_STATUS_SHIFT)
2303 #define I40E_AQC_CEE_ISCSI_STATUS_SHIFT 0xB
2304 #define I40E_AQC_CEE_ISCSI_STATUS_MASK (0x7 << I40E_AQC_CEE_ISCSI_STATUS_SHIFT)
2305 #define I40E_AQC_CEE_FIP_STATUS_SHIFT 0x10
2306 #define I40E_AQC_CEE_FIP_STATUS_MASK (0x7 << I40E_AQC_CEE_FIP_STATUS_SHIFT)
2308 /* struct i40e_aqc_get_cee_dcb_cfg_v1_resp was originally defined with
2309 * word boundary layout issues, which the Linux compilers silently deal
2310 * with by adding padding, making the actual struct larger than designed.
2311 * However, the FW compiler for the NIC is less lenient and complains
2312 * about the struct. Hence, the struct defined here has an extra byte in
2313 * fields reserved3 and reserved4 to directly acknowledge that padding,
2314 * and the new length is used in the length check macro.
2316 struct i40e_aqc_get_cee_dcb_cfg_v1_resp {
2324 __le16 oper_app_prio;
2329 I40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);
2331 struct i40e_aqc_get_cee_dcb_cfg_resp {
2336 __le16 oper_app_prio;
2341 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);
2343 /* Set Local LLDP MIB (indirect 0x0A08)
2344 * Used to replace the local MIB of a given LLDP agent. e.g. DCBx
2346 struct i40e_aqc_lldp_set_local_mib {
2347 #define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT 0
2348 #define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK (1 << \
2349 SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)
2350 #define SET_LOCAL_MIB_AC_TYPE_LOCAL_MIB 0x0
2351 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT (1)
2352 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_MASK (1 << \
2353 SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT)
2354 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS 0x1
2359 __le32 address_high;
2363 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);
2365 struct i40e_aqc_lldp_set_local_mib_resp {
2366 #define SET_LOCAL_MIB_RESP_EVENT_TRIGGERED_MASK 0x01
2371 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_lldp_set_local_mib_resp);
2373 /* Stop/Start LLDP Agent (direct 0x0A09)
2374 * Used for stopping/starting specific LLDP agent. e.g. DCBx
2376 struct i40e_aqc_lldp_stop_start_specific_agent {
2377 #define I40E_AQC_START_SPECIFIC_AGENT_SHIFT 0
2378 #define I40E_AQC_START_SPECIFIC_AGENT_MASK \
2379 (1 << I40E_AQC_START_SPECIFIC_AGENT_SHIFT)
2384 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);
2386 /* Add Udp Tunnel command and completion (direct 0x0B00) */
2387 struct i40e_aqc_add_udp_tunnel {
2391 #define I40E_AQC_TUNNEL_TYPE_VXLAN 0x00
2392 #define I40E_AQC_TUNNEL_TYPE_NGE 0x01
2393 #define I40E_AQC_TUNNEL_TYPE_TEREDO 0x10
2394 #define I40E_AQC_TUNNEL_TYPE_VXLAN_GPE 0x11
2398 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);
2400 struct i40e_aqc_add_udp_tunnel_completion {
2402 u8 filter_entry_index;
2404 #define I40E_AQC_SINGLE_PF 0x0
2405 #define I40E_AQC_MULTIPLE_PFS 0x1
2410 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);
2412 /* remove UDP Tunnel command (0x0B01) */
2413 struct i40e_aqc_remove_udp_tunnel {
2415 u8 index; /* 0 to 15 */
2419 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);
2421 struct i40e_aqc_del_udp_tunnel_completion {
2423 u8 index; /* 0 to 15 */
2425 u8 total_filters_used;
2429 I40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);
2432 struct i40e_aqc_get_set_rss_key {
2433 #define I40E_AQC_SET_RSS_KEY_VSI_VALID (0x1 << 15)
2434 #define I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT 0
2435 #define I40E_AQC_SET_RSS_KEY_VSI_ID_MASK (0x3FF << \
2436 I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT)
2443 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_key);
2445 struct i40e_aqc_get_set_rss_key_data {
2446 u8 standard_rss_key[0x28];
2447 u8 extended_hash_key[0xc];
2450 I40E_CHECK_STRUCT_LEN(0x34, i40e_aqc_get_set_rss_key_data);
2452 struct i40e_aqc_get_set_rss_lut {
2453 #define I40E_AQC_SET_RSS_LUT_VSI_VALID (0x1 << 15)
2454 #define I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT 0
2455 #define I40E_AQC_SET_RSS_LUT_VSI_ID_MASK (0x3FF << \
2456 I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT)
2458 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT 0
2459 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK (0x1 << \
2460 I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT)
2462 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI 0
2463 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF 1
2470 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_lut);
2473 /* tunnel key structure 0x0B10 */
2475 struct i40e_aqc_tunnel_key_structure {
2478 u8 key1_len; /* 0 to 15 */
2479 u8 key2_len; /* 0 to 15 */
2481 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 0x01
2482 /* response flags */
2483 #define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 0x01
2484 #define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 0x02
2485 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 0x03
2486 u8 network_key_index;
2487 #define I40E_AQC_NETWORK_KEY_INDEX_VXLAN 0x0
2488 #define I40E_AQC_NETWORK_KEY_INDEX_NGE 0x1
2489 #define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP 0x2
2490 #define I40E_AQC_NETWORK_KEY_INDEX_GRE 0x3
2494 I40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);
2496 /* OEM mode commands (direct 0xFE0x) */
2497 struct i40e_aqc_oem_param_change {
2499 #define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 0
2500 #define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 1
2501 #define I40E_AQ_OEM_PARAM_MAC 2
2502 __le32 param_value1;
2503 __le16 param_value2;
2507 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);
2509 struct i40e_aqc_oem_state_change {
2511 #define I40E_AQ_OEM_STATE_LINK_DOWN 0x0
2512 #define I40E_AQ_OEM_STATE_LINK_UP 0x1
2516 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);
2518 /* Initialize OCSD (0xFE02, direct) */
2519 struct i40e_aqc_opc_oem_ocsd_initialize {
2522 __le32 ocsd_memory_block_addr_high;
2523 __le32 ocsd_memory_block_addr_low;
2524 __le32 requested_update_interval;
2527 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocsd_initialize);
2529 /* Initialize OCBB (0xFE03, direct) */
2530 struct i40e_aqc_opc_oem_ocbb_initialize {
2533 __le32 ocbb_memory_block_addr_high;
2534 __le32 ocbb_memory_block_addr_low;
2538 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocbb_initialize);
2540 /* debug commands */
2542 /* get device id (0xFF00) uses the generic structure */
2544 /* set test more (0xFF01, internal) */
2546 struct i40e_acq_set_test_mode {
2548 #define I40E_AQ_TEST_PARTIAL 0
2549 #define I40E_AQ_TEST_FULL 1
2550 #define I40E_AQ_TEST_NVM 2
2553 #define I40E_AQ_TEST_OPEN 0
2554 #define I40E_AQ_TEST_CLOSE 1
2555 #define I40E_AQ_TEST_INC 2
2557 __le32 address_high;
2561 I40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);
2563 /* Debug Read Register command (0xFF03)
2564 * Debug Write Register command (0xFF04)
2566 struct i40e_aqc_debug_reg_read_write {
2573 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);
2575 /* Scatter/gather Reg Read (indirect 0xFF05)
2576 * Scatter/gather Reg Write (indirect 0xFF06)
2579 /* i40e_aq_desc is used for the command */
2580 struct i40e_aqc_debug_reg_sg_element_data {
2585 /* Debug Modify register (direct 0xFF07) */
2586 struct i40e_aqc_debug_modify_reg {
2593 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);
2595 /* dump internal data (0xFF08, indirect) */
2597 #define I40E_AQ_CLUSTER_ID_AUX 0
2598 #define I40E_AQ_CLUSTER_ID_SWITCH_FLU 1
2599 #define I40E_AQ_CLUSTER_ID_TXSCHED 2
2600 #define I40E_AQ_CLUSTER_ID_HMC 3
2601 #define I40E_AQ_CLUSTER_ID_MAC0 4
2602 #define I40E_AQ_CLUSTER_ID_MAC1 5
2603 #define I40E_AQ_CLUSTER_ID_MAC2 6
2604 #define I40E_AQ_CLUSTER_ID_MAC3 7
2605 #define I40E_AQ_CLUSTER_ID_DCB 8
2606 #define I40E_AQ_CLUSTER_ID_EMP_MEM 9
2607 #define I40E_AQ_CLUSTER_ID_PKT_BUF 10
2608 #define I40E_AQ_CLUSTER_ID_ALTRAM 11
2610 struct i40e_aqc_debug_dump_internals {
2615 __le32 address_high;
2619 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);
2621 struct i40e_aqc_debug_modify_internals {
2623 u8 cluster_specific_params[7];
2624 __le32 address_high;
2628 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);
2630 #endif /* _I40E_ADMINQ_CMD_H_ */