1 /*******************************************************************************
3 Copyright (c) 2013 - 2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #ifndef _I40E_ADMINQ_CMD_H_
35 #define _I40E_ADMINQ_CMD_H_
37 /* This header file defines the i40e Admin Queue commands and is shared between
38 * i40e Firmware and Software.
40 * This file needs to comply with the Linux Kernel coding style.
43 #define I40E_FW_API_VERSION_MAJOR 0x0001
44 #define I40E_FW_API_VERSION_MINOR 0x0005
70 /* Flags sub-structure
71 * |0 |1 |2 |3 |4 |5 |6 |7 |8 |9 |10 |11 |12 |13 |14 |15 |
72 * |DD |CMP|ERR|VFE| * * RESERVED * * |LB |RD |VFC|BUF|SI |EI |FE |
75 /* command flags and offsets*/
76 #define I40E_AQ_FLAG_DD_SHIFT 0
77 #define I40E_AQ_FLAG_CMP_SHIFT 1
78 #define I40E_AQ_FLAG_ERR_SHIFT 2
79 #define I40E_AQ_FLAG_VFE_SHIFT 3
80 #define I40E_AQ_FLAG_LB_SHIFT 9
81 #define I40E_AQ_FLAG_RD_SHIFT 10
82 #define I40E_AQ_FLAG_VFC_SHIFT 11
83 #define I40E_AQ_FLAG_BUF_SHIFT 12
84 #define I40E_AQ_FLAG_SI_SHIFT 13
85 #define I40E_AQ_FLAG_EI_SHIFT 14
86 #define I40E_AQ_FLAG_FE_SHIFT 15
88 #define I40E_AQ_FLAG_DD (1 << I40E_AQ_FLAG_DD_SHIFT) /* 0x1 */
89 #define I40E_AQ_FLAG_CMP (1 << I40E_AQ_FLAG_CMP_SHIFT) /* 0x2 */
90 #define I40E_AQ_FLAG_ERR (1 << I40E_AQ_FLAG_ERR_SHIFT) /* 0x4 */
91 #define I40E_AQ_FLAG_VFE (1 << I40E_AQ_FLAG_VFE_SHIFT) /* 0x8 */
92 #define I40E_AQ_FLAG_LB (1 << I40E_AQ_FLAG_LB_SHIFT) /* 0x200 */
93 #define I40E_AQ_FLAG_RD (1 << I40E_AQ_FLAG_RD_SHIFT) /* 0x400 */
94 #define I40E_AQ_FLAG_VFC (1 << I40E_AQ_FLAG_VFC_SHIFT) /* 0x800 */
95 #define I40E_AQ_FLAG_BUF (1 << I40E_AQ_FLAG_BUF_SHIFT) /* 0x1000 */
96 #define I40E_AQ_FLAG_SI (1 << I40E_AQ_FLAG_SI_SHIFT) /* 0x2000 */
97 #define I40E_AQ_FLAG_EI (1 << I40E_AQ_FLAG_EI_SHIFT) /* 0x4000 */
98 #define I40E_AQ_FLAG_FE (1 << I40E_AQ_FLAG_FE_SHIFT) /* 0x8000 */
101 enum i40e_admin_queue_err {
102 I40E_AQ_RC_OK = 0, /* success */
103 I40E_AQ_RC_EPERM = 1, /* Operation not permitted */
104 I40E_AQ_RC_ENOENT = 2, /* No such element */
105 I40E_AQ_RC_ESRCH = 3, /* Bad opcode */
106 I40E_AQ_RC_EINTR = 4, /* operation interrupted */
107 I40E_AQ_RC_EIO = 5, /* I/O error */
108 I40E_AQ_RC_ENXIO = 6, /* No such resource */
109 I40E_AQ_RC_E2BIG = 7, /* Arg too long */
110 I40E_AQ_RC_EAGAIN = 8, /* Try again */
111 I40E_AQ_RC_ENOMEM = 9, /* Out of memory */
112 I40E_AQ_RC_EACCES = 10, /* Permission denied */
113 I40E_AQ_RC_EFAULT = 11, /* Bad address */
114 I40E_AQ_RC_EBUSY = 12, /* Device or resource busy */
115 I40E_AQ_RC_EEXIST = 13, /* object already exists */
116 I40E_AQ_RC_EINVAL = 14, /* Invalid argument */
117 I40E_AQ_RC_ENOTTY = 15, /* Not a typewriter */
118 I40E_AQ_RC_ENOSPC = 16, /* No space left or alloc failure */
119 I40E_AQ_RC_ENOSYS = 17, /* Function not implemented */
120 I40E_AQ_RC_ERANGE = 18, /* Parameter out of range */
121 I40E_AQ_RC_EFLUSHED = 19, /* Cmd flushed due to prev cmd error */
122 I40E_AQ_RC_BAD_ADDR = 20, /* Descriptor contains a bad pointer */
123 I40E_AQ_RC_EMODE = 21, /* Op not allowed in current dev mode */
124 I40E_AQ_RC_EFBIG = 22, /* File too large */
127 /* Admin Queue command opcodes */
128 enum i40e_admin_queue_opc {
130 i40e_aqc_opc_get_version = 0x0001,
131 i40e_aqc_opc_driver_version = 0x0002,
132 i40e_aqc_opc_queue_shutdown = 0x0003,
133 i40e_aqc_opc_set_pf_context = 0x0004,
135 /* resource ownership */
136 i40e_aqc_opc_request_resource = 0x0008,
137 i40e_aqc_opc_release_resource = 0x0009,
139 i40e_aqc_opc_list_func_capabilities = 0x000A,
140 i40e_aqc_opc_list_dev_capabilities = 0x000B,
143 i40e_aqc_opc_set_proxy_config = 0x0104,
144 i40e_aqc_opc_set_ns_proxy_table_entry = 0x0105,
147 i40e_aqc_opc_mac_address_read = 0x0107,
148 i40e_aqc_opc_mac_address_write = 0x0108,
151 i40e_aqc_opc_clear_pxe_mode = 0x0110,
154 i40e_aqc_opc_set_wol_filter = 0x0120,
155 i40e_aqc_opc_get_wake_reason = 0x0121,
156 i40e_aqc_opc_clear_all_wol_filters = 0x025E,
158 /* internal switch commands */
159 i40e_aqc_opc_get_switch_config = 0x0200,
160 i40e_aqc_opc_add_statistics = 0x0201,
161 i40e_aqc_opc_remove_statistics = 0x0202,
162 i40e_aqc_opc_set_port_parameters = 0x0203,
163 i40e_aqc_opc_get_switch_resource_alloc = 0x0204,
164 i40e_aqc_opc_set_switch_config = 0x0205,
165 i40e_aqc_opc_rx_ctl_reg_read = 0x0206,
166 i40e_aqc_opc_rx_ctl_reg_write = 0x0207,
168 i40e_aqc_opc_add_vsi = 0x0210,
169 i40e_aqc_opc_update_vsi_parameters = 0x0211,
170 i40e_aqc_opc_get_vsi_parameters = 0x0212,
172 i40e_aqc_opc_add_pv = 0x0220,
173 i40e_aqc_opc_update_pv_parameters = 0x0221,
174 i40e_aqc_opc_get_pv_parameters = 0x0222,
176 i40e_aqc_opc_add_veb = 0x0230,
177 i40e_aqc_opc_update_veb_parameters = 0x0231,
178 i40e_aqc_opc_get_veb_parameters = 0x0232,
180 i40e_aqc_opc_delete_element = 0x0243,
182 i40e_aqc_opc_add_macvlan = 0x0250,
183 i40e_aqc_opc_remove_macvlan = 0x0251,
184 i40e_aqc_opc_add_vlan = 0x0252,
185 i40e_aqc_opc_remove_vlan = 0x0253,
186 i40e_aqc_opc_set_vsi_promiscuous_modes = 0x0254,
187 i40e_aqc_opc_add_tag = 0x0255,
188 i40e_aqc_opc_remove_tag = 0x0256,
189 i40e_aqc_opc_add_multicast_etag = 0x0257,
190 i40e_aqc_opc_remove_multicast_etag = 0x0258,
191 i40e_aqc_opc_update_tag = 0x0259,
192 i40e_aqc_opc_add_control_packet_filter = 0x025A,
193 i40e_aqc_opc_remove_control_packet_filter = 0x025B,
194 i40e_aqc_opc_add_cloud_filters = 0x025C,
195 i40e_aqc_opc_remove_cloud_filters = 0x025D,
196 i40e_aqc_opc_clear_wol_switch_filters = 0x025E,
198 i40e_aqc_opc_add_mirror_rule = 0x0260,
199 i40e_aqc_opc_delete_mirror_rule = 0x0261,
202 i40e_aqc_opc_dcb_ignore_pfc = 0x0301,
203 i40e_aqc_opc_dcb_updated = 0x0302,
206 i40e_aqc_opc_configure_vsi_bw_limit = 0x0400,
207 i40e_aqc_opc_configure_vsi_ets_sla_bw_limit = 0x0406,
208 i40e_aqc_opc_configure_vsi_tc_bw = 0x0407,
209 i40e_aqc_opc_query_vsi_bw_config = 0x0408,
210 i40e_aqc_opc_query_vsi_ets_sla_config = 0x040A,
211 i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,
213 i40e_aqc_opc_enable_switching_comp_ets = 0x0413,
214 i40e_aqc_opc_modify_switching_comp_ets = 0x0414,
215 i40e_aqc_opc_disable_switching_comp_ets = 0x0415,
216 i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,
217 i40e_aqc_opc_configure_switching_comp_bw_config = 0x0417,
218 i40e_aqc_opc_query_switching_comp_ets_config = 0x0418,
219 i40e_aqc_opc_query_port_ets_config = 0x0419,
220 i40e_aqc_opc_query_switching_comp_bw_config = 0x041A,
221 i40e_aqc_opc_suspend_port_tx = 0x041B,
222 i40e_aqc_opc_resume_port_tx = 0x041C,
223 i40e_aqc_opc_configure_partition_bw = 0x041D,
225 i40e_aqc_opc_query_hmc_resource_profile = 0x0500,
226 i40e_aqc_opc_set_hmc_resource_profile = 0x0501,
229 i40e_aqc_opc_get_phy_abilities = 0x0600,
230 i40e_aqc_opc_set_phy_config = 0x0601,
231 i40e_aqc_opc_set_mac_config = 0x0603,
232 i40e_aqc_opc_set_link_restart_an = 0x0605,
233 i40e_aqc_opc_get_link_status = 0x0607,
234 i40e_aqc_opc_set_phy_int_mask = 0x0613,
235 i40e_aqc_opc_get_local_advt_reg = 0x0614,
236 i40e_aqc_opc_set_local_advt_reg = 0x0615,
237 i40e_aqc_opc_get_partner_advt = 0x0616,
238 i40e_aqc_opc_set_lb_modes = 0x0618,
239 i40e_aqc_opc_get_phy_wol_caps = 0x0621,
240 i40e_aqc_opc_set_phy_debug = 0x0622,
241 i40e_aqc_opc_upload_ext_phy_fm = 0x0625,
242 i40e_aqc_opc_run_phy_activity = 0x0626,
245 i40e_aqc_opc_nvm_read = 0x0701,
246 i40e_aqc_opc_nvm_erase = 0x0702,
247 i40e_aqc_opc_nvm_update = 0x0703,
248 i40e_aqc_opc_nvm_config_read = 0x0704,
249 i40e_aqc_opc_nvm_config_write = 0x0705,
250 i40e_aqc_opc_oem_post_update = 0x0720,
251 i40e_aqc_opc_thermal_sensor = 0x0721,
253 /* virtualization commands */
254 i40e_aqc_opc_send_msg_to_pf = 0x0801,
255 i40e_aqc_opc_send_msg_to_vf = 0x0802,
256 i40e_aqc_opc_send_msg_to_peer = 0x0803,
258 /* alternate structure */
259 i40e_aqc_opc_alternate_write = 0x0900,
260 i40e_aqc_opc_alternate_write_indirect = 0x0901,
261 i40e_aqc_opc_alternate_read = 0x0902,
262 i40e_aqc_opc_alternate_read_indirect = 0x0903,
263 i40e_aqc_opc_alternate_write_done = 0x0904,
264 i40e_aqc_opc_alternate_set_mode = 0x0905,
265 i40e_aqc_opc_alternate_clear_port = 0x0906,
268 i40e_aqc_opc_lldp_get_mib = 0x0A00,
269 i40e_aqc_opc_lldp_update_mib = 0x0A01,
270 i40e_aqc_opc_lldp_add_tlv = 0x0A02,
271 i40e_aqc_opc_lldp_update_tlv = 0x0A03,
272 i40e_aqc_opc_lldp_delete_tlv = 0x0A04,
273 i40e_aqc_opc_lldp_stop = 0x0A05,
274 i40e_aqc_opc_lldp_start = 0x0A06,
275 i40e_aqc_opc_get_cee_dcb_cfg = 0x0A07,
276 i40e_aqc_opc_lldp_set_local_mib = 0x0A08,
277 i40e_aqc_opc_lldp_stop_start_spec_agent = 0x0A09,
279 /* Tunnel commands */
280 i40e_aqc_opc_add_udp_tunnel = 0x0B00,
281 i40e_aqc_opc_del_udp_tunnel = 0x0B01,
282 i40e_aqc_opc_set_rss_key = 0x0B02,
283 i40e_aqc_opc_set_rss_lut = 0x0B03,
284 i40e_aqc_opc_get_rss_key = 0x0B04,
285 i40e_aqc_opc_get_rss_lut = 0x0B05,
288 i40e_aqc_opc_event_lan_overflow = 0x1001,
291 i40e_aqc_opc_oem_parameter_change = 0xFE00,
292 i40e_aqc_opc_oem_device_status_change = 0xFE01,
293 i40e_aqc_opc_oem_ocsd_initialize = 0xFE02,
294 i40e_aqc_opc_oem_ocbb_initialize = 0xFE03,
297 i40e_aqc_opc_debug_read_reg = 0xFF03,
298 i40e_aqc_opc_debug_write_reg = 0xFF04,
299 i40e_aqc_opc_debug_modify_reg = 0xFF07,
300 i40e_aqc_opc_debug_dump_internals = 0xFF08,
303 /* command structures and indirect data structures */
305 /* Structure naming conventions:
306 * - no suffix for direct command descriptor structures
307 * - _data for indirect sent data
308 * - _resp for indirect return data (data which is both will use _data)
309 * - _completion for direct return data
310 * - _element_ for repeated elements (may also be _data or _resp)
312 * Command structures are expected to overlay the params.raw member of the basic
313 * descriptor, and as such cannot exceed 16 bytes in length.
316 /* This macro is used to generate a compilation error if a structure
317 * is not exactly the correct length. It gives a divide by zero error if the
318 * structure is not of the correct size, otherwise it creates an enum that is
321 #define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \
322 { i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }
324 /* This macro is used extensively to ensure that command structures are 16
325 * bytes in length as they have to map to the raw array of that size.
327 #define I40E_CHECK_CMD_LENGTH(X) I40E_CHECK_STRUCT_LEN(16, X)
329 /* internal (0x00XX) commands */
331 /* Get version (direct 0x0001) */
332 struct i40e_aqc_get_version {
341 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);
343 /* Send driver version (indirect 0x0002) */
344 struct i40e_aqc_driver_version {
348 u8 driver_subbuild_ver;
354 I40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);
356 /* Queue Shutdown (direct 0x0003) */
357 struct i40e_aqc_queue_shutdown {
358 __le32 driver_unloading;
359 #define I40E_AQ_DRIVER_UNLOADING 0x1
363 I40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);
365 /* Set PF context (0x0004, direct) */
366 struct i40e_aqc_set_pf_context {
371 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);
373 /* Request resource ownership (direct 0x0008)
374 * Release resource ownership (direct 0x0009)
376 #define I40E_AQ_RESOURCE_NVM 1
377 #define I40E_AQ_RESOURCE_SDP 2
378 #define I40E_AQ_RESOURCE_ACCESS_READ 1
379 #define I40E_AQ_RESOURCE_ACCESS_WRITE 2
380 #define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 3000
381 #define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 180000
383 struct i40e_aqc_request_resource {
387 __le32 resource_number;
391 I40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);
393 /* Get function capabilities (indirect 0x000A)
394 * Get device capabilities (indirect 0x000B)
396 struct i40e_aqc_list_capabilites {
398 #define I40E_AQ_LIST_CAP_PF_INDEX_EN 1
406 I40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);
408 struct i40e_aqc_list_capabilities_element_resp {
420 #define I40E_AQ_CAP_ID_SWITCH_MODE 0x0001
421 #define I40E_AQ_CAP_ID_MNG_MODE 0x0002
422 #define I40E_AQ_CAP_ID_NPAR_ACTIVE 0x0003
423 #define I40E_AQ_CAP_ID_OS2BMC_CAP 0x0004
424 #define I40E_AQ_CAP_ID_FUNCTIONS_VALID 0x0005
425 #define I40E_AQ_CAP_ID_ALTERNATE_RAM 0x0006
426 #define I40E_AQ_CAP_ID_WOL_AND_PROXY 0x0008
427 #define I40E_AQ_CAP_ID_SRIOV 0x0012
428 #define I40E_AQ_CAP_ID_VF 0x0013
429 #define I40E_AQ_CAP_ID_VMDQ 0x0014
430 #define I40E_AQ_CAP_ID_8021QBG 0x0015
431 #define I40E_AQ_CAP_ID_8021QBR 0x0016
432 #define I40E_AQ_CAP_ID_VSI 0x0017
433 #define I40E_AQ_CAP_ID_DCB 0x0018
434 #define I40E_AQ_CAP_ID_FCOE 0x0021
435 #define I40E_AQ_CAP_ID_ISCSI 0x0022
436 #define I40E_AQ_CAP_ID_RSS 0x0040
437 #define I40E_AQ_CAP_ID_RXQ 0x0041
438 #define I40E_AQ_CAP_ID_TXQ 0x0042
439 #define I40E_AQ_CAP_ID_MSIX 0x0043
440 #define I40E_AQ_CAP_ID_VF_MSIX 0x0044
441 #define I40E_AQ_CAP_ID_FLOW_DIRECTOR 0x0045
442 #define I40E_AQ_CAP_ID_1588 0x0046
443 #define I40E_AQ_CAP_ID_IWARP 0x0051
444 #define I40E_AQ_CAP_ID_LED 0x0061
445 #define I40E_AQ_CAP_ID_SDP 0x0062
446 #define I40E_AQ_CAP_ID_MDIO 0x0063
447 #define I40E_AQ_CAP_ID_WSR_PROT 0x0064
448 #define I40E_AQ_CAP_ID_NVM_MGMT 0x0080
449 #define I40E_AQ_CAP_ID_FLEX10 0x00F1
450 #define I40E_AQ_CAP_ID_CEM 0x00F2
452 /* Set CPPM Configuration (direct 0x0103) */
453 struct i40e_aqc_cppm_configuration {
454 __le16 command_flags;
455 #define I40E_AQ_CPPM_EN_LTRC 0x0800
456 #define I40E_AQ_CPPM_EN_DMCTH 0x1000
457 #define I40E_AQ_CPPM_EN_DMCTLX 0x2000
458 #define I40E_AQ_CPPM_EN_HPTC 0x4000
459 #define I40E_AQ_CPPM_EN_DMARC 0x8000
468 I40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);
470 /* Set ARP Proxy command / response (indirect 0x0104) */
471 struct i40e_aqc_arp_proxy_data {
472 __le16 command_flags;
473 #define I40E_AQ_ARP_INIT_IPV4 0x0800
474 #define I40E_AQ_ARP_UNSUP_CTL 0x1000
475 #define I40E_AQ_ARP_ENA 0x2000
476 #define I40E_AQ_ARP_ADD_IPV4 0x4000
477 #define I40E_AQ_ARP_DEL_IPV4 0x8000
479 __le32 enabled_offloads;
480 #define I40E_AQ_ARP_DIRECTED_OFFLOAD_ENABLE 0x00000020
481 #define I40E_AQ_ARP_OFFLOAD_ENABLE 0x00000800
487 I40E_CHECK_STRUCT_LEN(0x14, i40e_aqc_arp_proxy_data);
489 /* Set NS Proxy Table Entry Command (indirect 0x0105) */
490 struct i40e_aqc_ns_proxy_data {
491 __le16 table_idx_mac_addr_0;
492 __le16 table_idx_mac_addr_1;
493 __le16 table_idx_ipv6_0;
494 __le16 table_idx_ipv6_1;
496 #define I40E_AQ_NS_PROXY_ADD_0 0x0001
497 #define I40E_AQ_NS_PROXY_DEL_0 0x0002
498 #define I40E_AQ_NS_PROXY_ADD_1 0x0004
499 #define I40E_AQ_NS_PROXY_DEL_1 0x0008
500 #define I40E_AQ_NS_PROXY_ADD_IPV6_0 0x0010
501 #define I40E_AQ_NS_PROXY_DEL_IPV6_0 0x0020
502 #define I40E_AQ_NS_PROXY_ADD_IPV6_1 0x0040
503 #define I40E_AQ_NS_PROXY_DEL_IPV6_1 0x0080
504 #define I40E_AQ_NS_PROXY_COMMAND_SEQ 0x0100
505 #define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 0x0200
506 #define I40E_AQ_NS_PROXY_INIT_MAC_TBL 0x0400
507 #define I40E_AQ_NS_PROXY_OFFLOAD_ENABLE 0x0800
508 #define I40E_AQ_NS_PROXY_DIRECTED_OFFLOAD_ENABLE 0x1000
511 u8 local_mac_addr[6];
512 u8 ipv6_addr_0[16]; /* Warning! spec specifies BE byte order */
516 I40E_CHECK_STRUCT_LEN(0x3c, i40e_aqc_ns_proxy_data);
518 /* Manage LAA Command (0x0106) - obsolete */
519 struct i40e_aqc_mng_laa {
520 __le16 command_flags;
521 #define I40E_AQ_LAA_FLAG_WR 0x8000
528 I40E_CHECK_CMD_LENGTH(i40e_aqc_mng_laa);
530 /* Manage MAC Address Read Command (indirect 0x0107) */
531 struct i40e_aqc_mac_address_read {
532 __le16 command_flags;
533 #define I40E_AQC_LAN_ADDR_VALID 0x10
534 #define I40E_AQC_SAN_ADDR_VALID 0x20
535 #define I40E_AQC_PORT_ADDR_VALID 0x40
536 #define I40E_AQC_WOL_ADDR_VALID 0x80
537 #define I40E_AQC_MC_MAG_EN_VALID 0x100
538 #define I40E_AQC_WOL_PRESERVE_STATUS 0x200
539 #define I40E_AQC_ADDR_VALID_MASK 0x3F0
545 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);
547 struct i40e_aqc_mac_address_read_data {
554 I40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);
556 /* Manage MAC Address Write Command (0x0108) */
557 struct i40e_aqc_mac_address_write {
558 __le16 command_flags;
559 #define I40E_AQC_MC_MAG_EN 0x0100
560 #define I40E_AQC_WOL_PRESERVE_ON_PFR 0x0200
561 #define I40E_AQC_WRITE_TYPE_LAA_ONLY 0x0000
562 #define I40E_AQC_WRITE_TYPE_LAA_WOL 0x4000
563 #define I40E_AQC_WRITE_TYPE_PORT 0x8000
564 #define I40E_AQC_WRITE_TYPE_UPDATE_MC_MAG 0xC000
565 #define I40E_AQC_WRITE_TYPE_MASK 0xC000
572 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);
574 /* PXE commands (0x011x) */
576 /* Clear PXE Command and response (direct 0x0110) */
577 struct i40e_aqc_clear_pxe {
582 I40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);
584 /* Set WoL Filter (0x0120) */
586 struct i40e_aqc_set_wol_filter {
588 #define I40E_AQC_MAX_NUM_WOL_FILTERS 8
589 #define I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_SHIFT 15
590 #define I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_MASK (0x1 << \
591 I40E_AQC_SET_WOL_FILTER_TYPE_MAGIC_SHIFT)
593 #define I40E_AQC_SET_WOL_FILTER_INDEX_SHIFT 0
594 #define I40E_AQC_SET_WOL_FILTER_INDEX_MASK (0x7 << \
595 I40E_AQC_SET_WOL_FILTER_INDEX_SHIFT)
597 #define I40E_AQC_SET_WOL_FILTER 0x8000
598 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_WOL 0x4000
599 #define I40E_AQC_SET_WOL_FILTER_WOL_PRESERVE_ON_PFR 0x2000
600 #define I40E_AQC_SET_WOL_FILTER_ACTION_CLEAR 0
601 #define I40E_AQC_SET_WOL_FILTER_ACTION_SET 1
603 #define I40E_AQC_SET_WOL_FILTER_ACTION_VALID 0x8000
604 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_ACTION_VALID 0x4000
610 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_wol_filter);
612 struct i40e_aqc_set_wol_filter_data {
617 I40E_CHECK_STRUCT_LEN(0x90, i40e_aqc_set_wol_filter_data);
619 /* Get Wake Reason (0x0121) */
621 struct i40e_aqc_get_wake_reason_completion {
624 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_SHIFT 0
625 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_MASK (0xFF << \
626 I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_MATCHED_INDEX_SHIFT)
627 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_SHIFT 8
628 #define I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_MASK (0xFF << \
629 I40E_AQC_GET_WAKE_UP_REASON_WOL_REASON_RESERVED_SHIFT)
633 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_wake_reason_completion);
635 /* Switch configuration commands (0x02xx) */
637 /* Used by many indirect commands that only pass an seid and a buffer in the
640 struct i40e_aqc_switch_seid {
647 I40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);
649 /* Get Switch Configuration command (indirect 0x0200)
650 * uses i40e_aqc_switch_seid for the descriptor
652 struct i40e_aqc_get_switch_config_header_resp {
658 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_config_header_resp);
660 struct i40e_aqc_switch_config_element_resp {
662 #define I40E_AQ_SW_ELEM_TYPE_MAC 1
663 #define I40E_AQ_SW_ELEM_TYPE_PF 2
664 #define I40E_AQ_SW_ELEM_TYPE_VF 3
665 #define I40E_AQ_SW_ELEM_TYPE_EMP 4
666 #define I40E_AQ_SW_ELEM_TYPE_BMC 5
667 #define I40E_AQ_SW_ELEM_TYPE_PV 16
668 #define I40E_AQ_SW_ELEM_TYPE_VEB 17
669 #define I40E_AQ_SW_ELEM_TYPE_PA 18
670 #define I40E_AQ_SW_ELEM_TYPE_VSI 19
672 #define I40E_AQ_SW_ELEM_REV_1 1
675 __le16 downlink_seid;
678 #define I40E_AQ_CONN_TYPE_REGULAR 0x1
679 #define I40E_AQ_CONN_TYPE_DEFAULT 0x2
680 #define I40E_AQ_CONN_TYPE_CASCADED 0x3
685 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_config_element_resp);
687 /* Get Switch Configuration (indirect 0x0200)
688 * an array of elements are returned in the response buffer
689 * the first in the array is the header, remainder are elements
691 struct i40e_aqc_get_switch_config_resp {
692 struct i40e_aqc_get_switch_config_header_resp header;
693 struct i40e_aqc_switch_config_element_resp element[1];
696 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_switch_config_resp);
698 /* Add Statistics (direct 0x0201)
699 * Remove Statistics (direct 0x0202)
701 struct i40e_aqc_add_remove_statistics {
708 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);
710 /* Set Port Parameters command (direct 0x0203) */
711 struct i40e_aqc_set_port_parameters {
712 __le16 command_flags;
713 #define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 1
714 #define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 2 /* must set! */
715 #define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 4
716 __le16 bad_frame_vsi;
717 #define I40E_AQ_SET_P_PARAMS_BFRAME_SEID_SHIFT 0x0
718 #define I40E_AQ_SET_P_PARAMS_BFRAME_SEID_MASK 0x3FF
719 __le16 default_seid; /* reserved for command */
723 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);
725 /* Get Switch Resource Allocation (indirect 0x0204) */
726 struct i40e_aqc_get_switch_resource_alloc {
727 u8 num_entries; /* reserved for command */
733 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);
735 /* expect an array of these structs in the response buffer */
736 struct i40e_aqc_switch_resource_alloc_element_resp {
738 #define I40E_AQ_RESOURCE_TYPE_VEB 0x0
739 #define I40E_AQ_RESOURCE_TYPE_VSI 0x1
740 #define I40E_AQ_RESOURCE_TYPE_MACADDR 0x2
741 #define I40E_AQ_RESOURCE_TYPE_STAG 0x3
742 #define I40E_AQ_RESOURCE_TYPE_ETAG 0x4
743 #define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 0x5
744 #define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 0x6
745 #define I40E_AQ_RESOURCE_TYPE_VLAN 0x7
746 #define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 0x8
747 #define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 0x9
748 #define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 0xA
749 #define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 0xB
750 #define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 0xC
751 #define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 0xD
752 #define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 0xF
753 #define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 0x10
754 #define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 0x11
755 #define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 0x12
756 #define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 0x13
761 __le16 total_unalloced;
765 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_resource_alloc_element_resp);
767 /* Set Switch Configuration (direct 0x0205) */
768 struct i40e_aqc_set_switch_config {
770 /* flags used for both fields below */
771 #define I40E_AQ_SET_SWITCH_CFG_PROMISC 0x0001
772 #define I40E_AQ_SET_SWITCH_CFG_L2_FILTER 0x0002
773 #define I40E_AQ_SET_SWITCH_CFG_HW_ATR_EVICT 0x0004
778 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_switch_config);
780 /* Read Receive control registers (direct 0x0206)
781 * Write Receive control registers (direct 0x0207)
782 * used for accessing Rx control registers that can be
783 * slow and need special handling when under high Rx load
785 struct i40e_aqc_rx_ctl_reg_read_write {
792 I40E_CHECK_CMD_LENGTH(i40e_aqc_rx_ctl_reg_read_write);
794 /* Add VSI (indirect 0x0210)
795 * this indirect command uses struct i40e_aqc_vsi_properties_data
796 * as the indirect buffer (128 bytes)
798 * Update VSI (indirect 0x211)
799 * uses the same data structure as Add VSI
801 * Get VSI (indirect 0x0212)
802 * uses the same completion and data structure as Add VSI
804 struct i40e_aqc_add_get_update_vsi {
807 #define I40E_AQ_VSI_CONN_TYPE_NORMAL 0x1
808 #define I40E_AQ_VSI_CONN_TYPE_DEFAULT 0x2
809 #define I40E_AQ_VSI_CONN_TYPE_CASCADED 0x3
814 #define I40E_AQ_VSI_TYPE_SHIFT 0x0
815 #define I40E_AQ_VSI_TYPE_MASK (0x3 << I40E_AQ_VSI_TYPE_SHIFT)
816 #define I40E_AQ_VSI_TYPE_VF 0x0
817 #define I40E_AQ_VSI_TYPE_VMDQ2 0x1
818 #define I40E_AQ_VSI_TYPE_PF 0x2
819 #define I40E_AQ_VSI_TYPE_EMP_MNG 0x3
820 #define I40E_AQ_VSI_FLAG_CASCADED_PV 0x4
825 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);
827 struct i40e_aqc_add_get_update_vsi_completion {
836 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);
838 struct i40e_aqc_vsi_properties_data {
839 /* first 96 byte are written by SW */
840 __le16 valid_sections;
841 #define I40E_AQ_VSI_PROP_SWITCH_VALID 0x0001
842 #define I40E_AQ_VSI_PROP_SECURITY_VALID 0x0002
843 #define I40E_AQ_VSI_PROP_VLAN_VALID 0x0004
844 #define I40E_AQ_VSI_PROP_CAS_PV_VALID 0x0008
845 #define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 0x0010
846 #define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 0x0020
847 #define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 0x0040
848 #define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 0x0080
849 #define I40E_AQ_VSI_PROP_OUTER_UP_VALID 0x0100
850 #define I40E_AQ_VSI_PROP_SCHED_VALID 0x0200
852 __le16 switch_id; /* 12bit id combined with flags below */
853 #define I40E_AQ_VSI_SW_ID_SHIFT 0x0000
854 #define I40E_AQ_VSI_SW_ID_MASK (0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)
855 #define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 0x1000
856 #define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 0x2000
857 #define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 0x4000
859 /* security section */
861 #define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 0x01
862 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 0x02
863 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 0x04
866 __le16 pvid; /* VLANS include priority bits */
869 #define I40E_AQ_VSI_PVLAN_MODE_SHIFT 0x00
870 #define I40E_AQ_VSI_PVLAN_MODE_MASK (0x03 << \
871 I40E_AQ_VSI_PVLAN_MODE_SHIFT)
872 #define I40E_AQ_VSI_PVLAN_MODE_TAGGED 0x01
873 #define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 0x02
874 #define I40E_AQ_VSI_PVLAN_MODE_ALL 0x03
875 #define I40E_AQ_VSI_PVLAN_INSERT_PVID 0x04
876 #define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 0x03
877 #define I40E_AQ_VSI_PVLAN_EMOD_MASK (0x3 << \
878 I40E_AQ_VSI_PVLAN_EMOD_SHIFT)
879 #define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 0x0
880 #define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 0x08
881 #define I40E_AQ_VSI_PVLAN_EMOD_STR 0x10
882 #define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 0x18
883 u8 pvlan_reserved[3];
884 /* ingress egress up sections */
885 __le32 ingress_table; /* bitmap, 3 bits per up */
886 #define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 0
887 #define I40E_AQ_VSI_UP_TABLE_UP0_MASK (0x7 << \
888 I40E_AQ_VSI_UP_TABLE_UP0_SHIFT)
889 #define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 3
890 #define I40E_AQ_VSI_UP_TABLE_UP1_MASK (0x7 << \
891 I40E_AQ_VSI_UP_TABLE_UP1_SHIFT)
892 #define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 6
893 #define I40E_AQ_VSI_UP_TABLE_UP2_MASK (0x7 << \
894 I40E_AQ_VSI_UP_TABLE_UP2_SHIFT)
895 #define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 9
896 #define I40E_AQ_VSI_UP_TABLE_UP3_MASK (0x7 << \
897 I40E_AQ_VSI_UP_TABLE_UP3_SHIFT)
898 #define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 12
899 #define I40E_AQ_VSI_UP_TABLE_UP4_MASK (0x7 << \
900 I40E_AQ_VSI_UP_TABLE_UP4_SHIFT)
901 #define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 15
902 #define I40E_AQ_VSI_UP_TABLE_UP5_MASK (0x7 << \
903 I40E_AQ_VSI_UP_TABLE_UP5_SHIFT)
904 #define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 18
905 #define I40E_AQ_VSI_UP_TABLE_UP6_MASK (0x7 << \
906 I40E_AQ_VSI_UP_TABLE_UP6_SHIFT)
907 #define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 21
908 #define I40E_AQ_VSI_UP_TABLE_UP7_MASK (0x7 << \
909 I40E_AQ_VSI_UP_TABLE_UP7_SHIFT)
910 __le32 egress_table; /* same defines as for ingress table */
911 /* cascaded PV section */
914 #define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 0x00
915 #define I40E_AQ_VSI_CAS_PV_TAGX_MASK (0x03 << \
916 I40E_AQ_VSI_CAS_PV_TAGX_SHIFT)
917 #define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 0x00
918 #define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 0x01
919 #define I40E_AQ_VSI_CAS_PV_TAGX_COPY 0x02
920 #define I40E_AQ_VSI_CAS_PV_INSERT_TAG 0x10
921 #define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 0x20
922 #define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 0x40
924 /* queue mapping section */
925 __le16 mapping_flags;
926 #define I40E_AQ_VSI_QUE_MAP_CONTIG 0x0
927 #define I40E_AQ_VSI_QUE_MAP_NONCONTIG 0x1
928 __le16 queue_mapping[16];
929 #define I40E_AQ_VSI_QUEUE_SHIFT 0x0
930 #define I40E_AQ_VSI_QUEUE_MASK (0x7FF << I40E_AQ_VSI_QUEUE_SHIFT)
931 __le16 tc_mapping[8];
932 #define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 0
933 #define I40E_AQ_VSI_TC_QUE_OFFSET_MASK (0x1FF << \
934 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT)
935 #define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 9
936 #define I40E_AQ_VSI_TC_QUE_NUMBER_MASK (0x7 << \
937 I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT)
938 /* queueing option section */
939 u8 queueing_opt_flags;
940 #define I40E_AQ_VSI_QUE_OPT_MULTICAST_UDP_ENA 0x04
941 #define I40E_AQ_VSI_QUE_OPT_UNICAST_UDP_ENA 0x08
942 #define I40E_AQ_VSI_QUE_OPT_TCP_ENA 0x10
943 #define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 0x20
944 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_PF 0x00
945 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_VSI 0x40
946 u8 queueing_opt_reserved[3];
947 /* scheduler section */
950 /* outer up section */
951 __le32 outer_up_table; /* same structure and defines as ingress tbl */
953 /* last 32 bytes are written by FW */
955 #define I40E_AQ_VSI_QS_HANDLE_INVALID 0xFFFF
956 __le16 stat_counter_idx;
958 u8 resp_reserved[12];
961 I40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);
963 /* Add Port Virtualizer (direct 0x0220)
964 * also used for update PV (direct 0x0221) but only flags are used
965 * (IS_CTRL_PORT only works on add PV)
967 struct i40e_aqc_add_update_pv {
968 __le16 command_flags;
969 #define I40E_AQC_PV_FLAG_PV_TYPE 0x1
970 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 0x2
971 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 0x4
972 #define I40E_AQC_PV_FLAG_IS_CTRL_PORT 0x8
974 __le16 connected_seid;
978 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);
980 struct i40e_aqc_add_update_pv_completion {
981 /* reserved for update; for add also encodes error if rc == ENOSPC */
983 #define I40E_AQC_PV_ERR_FLAG_NO_PV 0x1
984 #define I40E_AQC_PV_ERR_FLAG_NO_SCHED 0x2
985 #define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 0x4
986 #define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 0x8
990 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);
992 /* Get PV Params (direct 0x0222)
993 * uses i40e_aqc_switch_seid for the descriptor
996 struct i40e_aqc_get_pv_params_completion {
999 __le16 pv_flags; /* same flags as add_pv */
1000 #define I40E_AQC_GET_PV_PV_TYPE 0x1
1001 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 0x2
1002 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 0x4
1004 __le16 default_port_seid;
1007 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);
1009 /* Add VEB (direct 0x0230) */
1010 struct i40e_aqc_add_veb {
1012 __le16 downlink_seid;
1014 #define I40E_AQC_ADD_VEB_FLOATING 0x1
1015 #define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 1
1016 #define I40E_AQC_ADD_VEB_PORT_TYPE_MASK (0x3 << \
1017 I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT)
1018 #define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 0x2
1019 #define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 0x4
1020 #define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 0x8 /* deprecated */
1021 #define I40E_AQC_ADD_VEB_ENABLE_DISABLE_STATS 0x10
1026 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);
1028 struct i40e_aqc_add_veb_completion {
1031 /* also encodes error if rc == ENOSPC; codes are the same as add_pv */
1033 #define I40E_AQC_VEB_ERR_FLAG_NO_VEB 0x1
1034 #define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 0x2
1035 #define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 0x4
1036 #define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 0x8
1037 __le16 statistic_index;
1042 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);
1044 /* Get VEB Parameters (direct 0x0232)
1045 * uses i40e_aqc_switch_seid for the descriptor
1047 struct i40e_aqc_get_veb_parameters_completion {
1050 __le16 veb_flags; /* only the first/last flags from 0x0230 is valid */
1051 __le16 statistic_index;
1057 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);
1059 /* Delete Element (direct 0x0243)
1060 * uses the generic i40e_aqc_switch_seid
1063 /* Add MAC-VLAN (indirect 0x0250) */
1065 /* used for the command for most vlan commands */
1066 struct i40e_aqc_macvlan {
1067 __le16 num_addresses;
1069 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 0
1070 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK (0x3FF << \
1071 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
1072 #define I40E_AQC_MACVLAN_CMD_SEID_VALID 0x8000
1077 I40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);
1079 /* indirect data for command and response */
1080 struct i40e_aqc_add_macvlan_element_data {
1084 #define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 0x0001
1085 #define I40E_AQC_MACVLAN_ADD_HASH_MATCH 0x0002
1086 #define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 0x0004
1087 #define I40E_AQC_MACVLAN_ADD_TO_QUEUE 0x0008
1088 #define I40E_AQC_MACVLAN_ADD_USE_SHARED_MAC 0x0010
1089 __le16 queue_number;
1090 #define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 0
1091 #define I40E_AQC_MACVLAN_CMD_QUEUE_MASK (0x7FF << \
1092 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
1093 /* response section */
1095 #define I40E_AQC_MM_PERFECT_MATCH 0x01
1096 #define I40E_AQC_MM_HASH_MATCH 0x02
1097 #define I40E_AQC_MM_ERR_NO_RES 0xFF
1101 struct i40e_aqc_add_remove_macvlan_completion {
1102 __le16 perfect_mac_used;
1103 __le16 perfect_mac_free;
1104 __le16 unicast_hash_free;
1105 __le16 multicast_hash_free;
1110 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);
1112 /* Remove MAC-VLAN (indirect 0x0251)
1113 * uses i40e_aqc_macvlan for the descriptor
1114 * data points to an array of num_addresses of elements
1117 struct i40e_aqc_remove_macvlan_element_data {
1121 #define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 0x01
1122 #define I40E_AQC_MACVLAN_DEL_HASH_MATCH 0x02
1123 #define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 0x08
1124 #define I40E_AQC_MACVLAN_DEL_ALL_VSIS 0x10
1128 #define I40E_AQC_REMOVE_MACVLAN_SUCCESS 0x0
1129 #define I40E_AQC_REMOVE_MACVLAN_FAIL 0xFF
1130 u8 reply_reserved[3];
1133 /* Add VLAN (indirect 0x0252)
1134 * Remove VLAN (indirect 0x0253)
1135 * use the generic i40e_aqc_macvlan for the command
1137 struct i40e_aqc_add_remove_vlan_element_data {
1140 /* flags for add VLAN */
1141 #define I40E_AQC_ADD_VLAN_LOCAL 0x1
1142 #define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1
1143 #define I40E_AQC_ADD_PVLAN_TYPE_MASK (0x3 << I40E_AQC_ADD_PVLAN_TYPE_SHIFT)
1144 #define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 0x0
1145 #define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 0x2
1146 #define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 0x4
1147 #define I40E_AQC_VLAN_PTYPE_SHIFT 3
1148 #define I40E_AQC_VLAN_PTYPE_MASK (0x3 << I40E_AQC_VLAN_PTYPE_SHIFT)
1149 #define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 0x0
1150 #define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 0x8
1151 #define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 0x10
1152 #define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 0x18
1153 /* flags for remove VLAN */
1154 #define I40E_AQC_REMOVE_VLAN_ALL 0x1
1157 /* flags for add VLAN */
1158 #define I40E_AQC_ADD_VLAN_SUCCESS 0x0
1159 #define I40E_AQC_ADD_VLAN_FAIL_REQUEST 0xFE
1160 #define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 0xFF
1161 /* flags for remove VLAN */
1162 #define I40E_AQC_REMOVE_VLAN_SUCCESS 0x0
1163 #define I40E_AQC_REMOVE_VLAN_FAIL 0xFF
1167 struct i40e_aqc_add_remove_vlan_completion {
1175 /* Set VSI Promiscuous Modes (direct 0x0254) */
1176 struct i40e_aqc_set_vsi_promiscuous_modes {
1177 __le16 promiscuous_flags;
1179 /* flags used for both fields above */
1180 #define I40E_AQC_SET_VSI_PROMISC_UNICAST 0x01
1181 #define I40E_AQC_SET_VSI_PROMISC_MULTICAST 0x02
1182 #define I40E_AQC_SET_VSI_PROMISC_BROADCAST 0x04
1183 #define I40E_AQC_SET_VSI_DEFAULT 0x08
1184 #define I40E_AQC_SET_VSI_PROMISC_VLAN 0x10
1185 #define I40E_AQC_SET_VSI_PROMISC_TX 0x8000
1187 #define I40E_AQC_VSI_PROM_CMD_SEID_MASK 0x3FF
1189 #define I40E_AQC_SET_VSI_VLAN_MASK 0x0FFF
1190 #define I40E_AQC_SET_VSI_VLAN_VALID 0x8000
1194 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);
1196 /* Add S/E-tag command (direct 0x0255)
1197 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1199 struct i40e_aqc_add_tag {
1201 #define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 0x0001
1203 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 0
1204 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1205 I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT)
1207 __le16 queue_number;
1211 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);
1213 struct i40e_aqc_add_remove_tag_completion {
1219 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);
1221 /* Remove S/E-tag command (direct 0x0256)
1222 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1224 struct i40e_aqc_remove_tag {
1226 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 0
1227 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1228 I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT)
1233 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_tag);
1235 /* Add multicast E-Tag (direct 0x0257)
1236 * del multicast E-Tag (direct 0x0258) only uses pv_seid and etag fields
1237 * and no external data
1239 struct i40e_aqc_add_remove_mcast_etag {
1242 u8 num_unicast_etags;
1244 __le32 addr_high; /* address of array of 2-byte s-tags */
1248 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);
1250 struct i40e_aqc_add_remove_mcast_etag_completion {
1252 __le16 mcast_etags_used;
1253 __le16 mcast_etags_free;
1259 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);
1261 /* Update S/E-Tag (direct 0x0259) */
1262 struct i40e_aqc_update_tag {
1264 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 0
1265 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1266 I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT)
1272 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);
1274 struct i40e_aqc_update_tag_completion {
1280 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);
1282 /* Add Control Packet filter (direct 0x025A)
1283 * Remove Control Packet filter (direct 0x025B)
1284 * uses the i40e_aqc_add_oveb_cloud,
1285 * and the generic direct completion structure
1287 struct i40e_aqc_add_remove_control_packet_filter {
1291 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 0x0001
1292 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 0x0002
1293 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 0x0004
1294 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 0x0008
1295 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 0x0000
1297 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 0
1298 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK (0x3FF << \
1299 I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT)
1304 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);
1306 struct i40e_aqc_add_remove_control_packet_filter_completion {
1307 __le16 mac_etype_used;
1309 __le16 mac_etype_free;
1314 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);
1316 /* Add Cloud filters (indirect 0x025C)
1317 * Remove Cloud filters (indirect 0x025D)
1318 * uses the i40e_aqc_add_remove_cloud_filters,
1319 * and the generic indirect completion structure
1321 struct i40e_aqc_add_remove_cloud_filters {
1325 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 0
1326 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK (0x3FF << \
1327 I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT)
1333 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);
1335 struct i40e_aqc_add_remove_cloud_filters_element_data {
1349 #define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 0
1350 #define I40E_AQC_ADD_CLOUD_FILTER_MASK (0x3F << \
1351 I40E_AQC_ADD_CLOUD_FILTER_SHIFT)
1352 /* 0x0000 reserved */
1353 #define I40E_AQC_ADD_CLOUD_FILTER_OIP 0x0001
1354 /* 0x0002 reserved */
1355 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 0x0003
1356 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 0x0004
1357 /* 0x0005 reserved */
1358 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 0x0006
1359 /* 0x0007 reserved */
1360 /* 0x0008 reserved */
1361 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC 0x0009
1362 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC 0x000A
1363 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 0x000B
1364 #define I40E_AQC_ADD_CLOUD_FILTER_IIP 0x000C
1366 #define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 0x0080
1367 #define I40E_AQC_ADD_CLOUD_VNK_SHIFT 6
1368 #define I40E_AQC_ADD_CLOUD_VNK_MASK 0x00C0
1369 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 0
1370 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 0x0100
1372 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 9
1373 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 0x1E00
1374 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_VXLAN 0
1375 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1
1376 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_GENEVE 2
1377 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 3
1378 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_RESERVED 4
1379 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_VXLAN_GPE 5
1381 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_OUTER_MAC 0x2000
1382 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_INNER_MAC 0x4000
1383 #define I40E_AQC_ADD_CLOUD_FLAGS_SHARED_OUTER_IP 0x8000
1387 __le16 queue_number;
1388 #define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 0
1389 #define I40E_AQC_ADD_CLOUD_QUEUE_MASK (0x7FF << \
1390 I40E_AQC_ADD_CLOUD_QUEUE_SHIFT)
1392 /* response section */
1393 u8 allocation_result;
1394 #define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 0x0
1395 #define I40E_AQC_ADD_CLOUD_FILTER_FAIL 0xFF
1396 u8 response_reserved[7];
1399 struct i40e_aqc_remove_cloud_filters_completion {
1400 __le16 perfect_ovlan_used;
1401 __le16 perfect_ovlan_free;
1408 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);
1410 /* Add Mirror Rule (indirect or direct 0x0260)
1411 * Delete Mirror Rule (indirect or direct 0x0261)
1412 * note: some rule types (4,5) do not use an external buffer.
1413 * take care to set the flags correctly.
1415 struct i40e_aqc_add_delete_mirror_rule {
1418 #define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 0
1419 #define I40E_AQC_MIRROR_RULE_TYPE_MASK (0x7 << \
1420 I40E_AQC_MIRROR_RULE_TYPE_SHIFT)
1421 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1
1422 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 2
1423 #define I40E_AQC_MIRROR_RULE_TYPE_VLAN 3
1424 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 4
1425 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 5
1427 __le16 destination; /* VSI for add, rule id for delete */
1428 __le32 addr_high; /* address of array of 2-byte VSI or VLAN ids */
1432 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);
1434 struct i40e_aqc_add_delete_mirror_rule_completion {
1436 __le16 rule_id; /* only used on add */
1437 __le16 mirror_rules_used;
1438 __le16 mirror_rules_free;
1443 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);
1447 /* PFC Ignore (direct 0x0301)
1448 * the command and response use the same descriptor structure
1450 struct i40e_aqc_pfc_ignore {
1452 u8 command_flags; /* unused on response */
1453 #define I40E_AQC_PFC_IGNORE_SET 0x80
1454 #define I40E_AQC_PFC_IGNORE_CLEAR 0x0
1458 I40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);
1460 /* DCB Update (direct 0x0302) uses the i40e_aq_desc structure
1461 * with no parameters
1464 /* TX scheduler 0x04xx */
1466 /* Almost all the indirect commands use
1467 * this generic struct to pass the SEID in param0
1469 struct i40e_aqc_tx_sched_ind {
1476 I40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);
1478 /* Several commands respond with a set of queue set handles */
1479 struct i40e_aqc_qs_handles_resp {
1480 __le16 qs_handles[8];
1483 /* Configure VSI BW limits (direct 0x0400) */
1484 struct i40e_aqc_configure_vsi_bw_limit {
1489 u8 max_credit; /* 0-3, limit = 2^max */
1493 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);
1495 /* Configure VSI Bandwidth Limit per Traffic Type (indirect 0x0406)
1496 * responds with i40e_aqc_qs_handles_resp
1498 struct i40e_aqc_configure_vsi_ets_sla_bw_data {
1501 __le16 tc_bw_credits[8]; /* FW writesback QS handles here */
1503 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1504 __le16 tc_bw_max[2];
1508 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_vsi_ets_sla_bw_data);
1510 /* Configure VSI Bandwidth Allocation per Traffic Type (indirect 0x0407)
1511 * responds with i40e_aqc_qs_handles_resp
1513 struct i40e_aqc_configure_vsi_tc_bw_data {
1516 u8 tc_bw_credits[8];
1518 __le16 qs_handles[8];
1521 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_vsi_tc_bw_data);
1523 /* Query vsi bw configuration (indirect 0x0408) */
1524 struct i40e_aqc_query_vsi_bw_config_resp {
1526 u8 tc_suspended_bits;
1528 __le16 qs_handles[8];
1530 __le16 port_bw_limit;
1532 u8 max_bw; /* 0-3, limit = 2^max */
1536 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_vsi_bw_config_resp);
1538 /* Query VSI Bandwidth Allocation per Traffic Type (indirect 0x040A) */
1539 struct i40e_aqc_query_vsi_ets_sla_config_resp {
1542 u8 share_credits[8];
1545 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1546 __le16 tc_bw_max[2];
1549 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_vsi_ets_sla_config_resp);
1551 /* Configure Switching Component Bandwidth Limit (direct 0x0410) */
1552 struct i40e_aqc_configure_switching_comp_bw_limit {
1557 u8 max_bw; /* 0-3, limit = 2^max */
1561 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);
1563 /* Enable Physical Port ETS (indirect 0x0413)
1564 * Modify Physical Port ETS (indirect 0x0414)
1565 * Disable Physical Port ETS (indirect 0x0415)
1567 struct i40e_aqc_configure_switching_comp_ets_data {
1571 #define I40E_AQ_ETS_SEEPAGE_EN_MASK 0x1
1572 u8 tc_strict_priority_flags;
1574 u8 tc_bw_share_credits[8];
1578 I40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_configure_switching_comp_ets_data);
1580 /* Configure Switching Component Bandwidth Limits per Tc (indirect 0x0416) */
1581 struct i40e_aqc_configure_switching_comp_ets_bw_limit_data {
1584 __le16 tc_bw_credit[8];
1586 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1587 __le16 tc_bw_max[2];
1591 I40E_CHECK_STRUCT_LEN(0x40,
1592 i40e_aqc_configure_switching_comp_ets_bw_limit_data);
1594 /* Configure Switching Component Bandwidth Allocation per Tc
1597 struct i40e_aqc_configure_switching_comp_bw_config_data {
1600 u8 absolute_credits; /* bool */
1601 u8 tc_bw_share_credits[8];
1605 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_switching_comp_bw_config_data);
1607 /* Query Switching Component Configuration (indirect 0x0418) */
1608 struct i40e_aqc_query_switching_comp_ets_config_resp {
1611 __le16 port_bw_limit;
1613 u8 tc_bw_max; /* 0-3, limit = 2^max */
1617 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_switching_comp_ets_config_resp);
1619 /* Query PhysicalPort ETS Configuration (indirect 0x0419) */
1620 struct i40e_aqc_query_port_ets_config_resp {
1624 u8 tc_strict_priority_bits;
1626 u8 tc_bw_share_credits[8];
1627 __le16 tc_bw_limits[8];
1629 /* 4 bits per tc 0-7, 4th bit reserved, limit = 2^max */
1630 __le16 tc_bw_max[2];
1634 I40E_CHECK_STRUCT_LEN(0x44, i40e_aqc_query_port_ets_config_resp);
1636 /* Query Switching Component Bandwidth Allocation per Traffic Type
1639 struct i40e_aqc_query_switching_comp_bw_config_resp {
1642 u8 absolute_credits_enable; /* bool */
1643 u8 tc_bw_share_credits[8];
1644 __le16 tc_bw_limits[8];
1646 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1647 __le16 tc_bw_max[2];
1650 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_switching_comp_bw_config_resp);
1652 /* Suspend/resume port TX traffic
1653 * (direct 0x041B and 0x041C) uses the generic SEID struct
1656 /* Configure partition BW
1659 struct i40e_aqc_configure_partition_bw_data {
1660 __le16 pf_valid_bits;
1661 u8 min_bw[16]; /* guaranteed bandwidth */
1662 u8 max_bw[16]; /* bandwidth limit */
1665 I40E_CHECK_STRUCT_LEN(0x22, i40e_aqc_configure_partition_bw_data);
1667 /* Get and set the active HMC resource profile and status.
1668 * (direct 0x0500) and (direct 0x0501)
1670 struct i40e_aq_get_set_hmc_resource_profile {
1676 I40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);
1678 enum i40e_aq_hmc_profile {
1679 /* I40E_HMC_PROFILE_NO_CHANGE = 0, reserved */
1680 I40E_HMC_PROFILE_DEFAULT = 1,
1681 I40E_HMC_PROFILE_FAVOR_VF = 2,
1682 I40E_HMC_PROFILE_EQUAL = 3,
1685 /* Get PHY Abilities (indirect 0x0600) uses the generic indirect struct */
1687 /* set in param0 for get phy abilities to report qualified modules */
1688 #define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 0x0001
1689 #define I40E_AQ_PHY_REPORT_INITIAL_VALUES 0x0002
1691 enum i40e_aq_phy_type {
1692 I40E_PHY_TYPE_SGMII = 0x0,
1693 I40E_PHY_TYPE_1000BASE_KX = 0x1,
1694 I40E_PHY_TYPE_10GBASE_KX4 = 0x2,
1695 I40E_PHY_TYPE_10GBASE_KR = 0x3,
1696 I40E_PHY_TYPE_40GBASE_KR4 = 0x4,
1697 I40E_PHY_TYPE_XAUI = 0x5,
1698 I40E_PHY_TYPE_XFI = 0x6,
1699 I40E_PHY_TYPE_SFI = 0x7,
1700 I40E_PHY_TYPE_XLAUI = 0x8,
1701 I40E_PHY_TYPE_XLPPI = 0x9,
1702 I40E_PHY_TYPE_40GBASE_CR4_CU = 0xA,
1703 I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
1704 I40E_PHY_TYPE_10GBASE_AOC = 0xC,
1705 I40E_PHY_TYPE_40GBASE_AOC = 0xD,
1706 I40E_PHY_TYPE_100BASE_TX = 0x11,
1707 I40E_PHY_TYPE_1000BASE_T = 0x12,
1708 I40E_PHY_TYPE_10GBASE_T = 0x13,
1709 I40E_PHY_TYPE_10GBASE_SR = 0x14,
1710 I40E_PHY_TYPE_10GBASE_LR = 0x15,
1711 I40E_PHY_TYPE_10GBASE_SFPP_CU = 0x16,
1712 I40E_PHY_TYPE_10GBASE_CR1 = 0x17,
1713 I40E_PHY_TYPE_40GBASE_CR4 = 0x18,
1714 I40E_PHY_TYPE_40GBASE_SR4 = 0x19,
1715 I40E_PHY_TYPE_40GBASE_LR4 = 0x1A,
1716 I40E_PHY_TYPE_1000BASE_SX = 0x1B,
1717 I40E_PHY_TYPE_1000BASE_LX = 0x1C,
1718 I40E_PHY_TYPE_1000BASE_T_OPTICAL = 0x1D,
1719 I40E_PHY_TYPE_20GBASE_KR2 = 0x1E,
1720 I40E_PHY_TYPE_25GBASE_KR = 0x1F,
1721 I40E_PHY_TYPE_25GBASE_CR = 0x20,
1722 I40E_PHY_TYPE_25GBASE_SR = 0x21,
1723 I40E_PHY_TYPE_25GBASE_LR = 0x22,
1727 #define I40E_LINK_SPEED_100MB_SHIFT 0x1
1728 #define I40E_LINK_SPEED_1000MB_SHIFT 0x2
1729 #define I40E_LINK_SPEED_10GB_SHIFT 0x3
1730 #define I40E_LINK_SPEED_40GB_SHIFT 0x4
1731 #define I40E_LINK_SPEED_20GB_SHIFT 0x5
1732 #define I40E_LINK_SPEED_25GB_SHIFT 0x6
1734 enum i40e_aq_link_speed {
1735 I40E_LINK_SPEED_UNKNOWN = 0,
1736 I40E_LINK_SPEED_100MB = (1 << I40E_LINK_SPEED_100MB_SHIFT),
1737 I40E_LINK_SPEED_1GB = (1 << I40E_LINK_SPEED_1000MB_SHIFT),
1738 I40E_LINK_SPEED_10GB = (1 << I40E_LINK_SPEED_10GB_SHIFT),
1739 I40E_LINK_SPEED_40GB = (1 << I40E_LINK_SPEED_40GB_SHIFT),
1740 I40E_LINK_SPEED_20GB = (1 << I40E_LINK_SPEED_20GB_SHIFT),
1741 I40E_LINK_SPEED_25GB = (1 << I40E_LINK_SPEED_25GB_SHIFT),
1744 struct i40e_aqc_module_desc {
1752 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_module_desc);
1754 struct i40e_aq_get_phy_abilities_resp {
1755 __le32 phy_type; /* bitmap using the above enum for offsets */
1756 u8 link_speed; /* bitmap using the above enum bit patterns */
1758 #define I40E_AQ_PHY_FLAG_PAUSE_TX 0x01
1759 #define I40E_AQ_PHY_FLAG_PAUSE_RX 0x02
1760 #define I40E_AQ_PHY_FLAG_LOW_POWER 0x04
1761 #define I40E_AQ_PHY_LINK_ENABLED 0x08
1762 #define I40E_AQ_PHY_AN_ENABLED 0x10
1763 #define I40E_AQ_PHY_FLAG_MODULE_QUAL 0x20
1764 #define I40E_AQ_PHY_FEC_ABILITY_KR 0x40
1765 #define I40E_AQ_PHY_FEC_ABILITY_RS 0x80
1766 __le16 eee_capability;
1767 #define I40E_AQ_EEE_100BASE_TX 0x0002
1768 #define I40E_AQ_EEE_1000BASE_T 0x0004
1769 #define I40E_AQ_EEE_10GBASE_T 0x0008
1770 #define I40E_AQ_EEE_1000BASE_KX 0x0010
1771 #define I40E_AQ_EEE_10GBASE_KX4 0x0020
1772 #define I40E_AQ_EEE_10GBASE_KR 0x0040
1775 #define I40E_AQ_SET_PHY_D3_LPAN_ENA 0x01
1777 #define I40E_AQ_PHY_TYPE_EXT_25G_KR 0x01
1778 #define I40E_AQ_PHY_TYPE_EXT_25G_CR 0x02
1779 #define I40E_AQ_PHY_TYPE_EXT_25G_SR 0x04
1780 #define I40E_AQ_PHY_TYPE_EXT_25G_LR 0x08
1781 u8 fec_cfg_curr_mod_ext_info;
1782 #define I40E_AQ_ENABLE_FEC_KR 0x01
1783 #define I40E_AQ_ENABLE_FEC_RS 0x02
1784 #define I40E_AQ_REQUEST_FEC_KR 0x04
1785 #define I40E_AQ_REQUEST_FEC_RS 0x08
1786 #define I40E_AQ_ENABLE_FEC_AUTO 0x10
1788 #define I40E_AQ_MODULE_TYPE_EXT_MASK 0xE0
1789 #define I40E_AQ_MODULE_TYPE_EXT_SHIFT 5
1794 u8 qualified_module_count;
1795 #define I40E_AQ_PHY_MAX_QMS 16
1796 struct i40e_aqc_module_desc qualified_module[I40E_AQ_PHY_MAX_QMS];
1799 I40E_CHECK_STRUCT_LEN(0x218, i40e_aq_get_phy_abilities_resp);
1801 /* Set PHY Config (direct 0x0601) */
1802 struct i40e_aq_set_phy_config { /* same bits as above in all */
1806 /* bits 0-2 use the values from get_phy_abilities_resp */
1807 #define I40E_AQ_PHY_ENABLE_LINK 0x08
1808 #define I40E_AQ_PHY_ENABLE_AN 0x10
1809 #define I40E_AQ_PHY_ENABLE_ATOMIC_LINK 0x20
1810 __le16 eee_capability;
1815 #define I40E_AQ_SET_FEC_ABILITY_KR BIT(0)
1816 #define I40E_AQ_SET_FEC_ABILITY_RS BIT(1)
1817 #define I40E_AQ_SET_FEC_REQUEST_KR BIT(2)
1818 #define I40E_AQ_SET_FEC_REQUEST_RS BIT(3)
1819 #define I40E_AQ_SET_FEC_AUTO BIT(4)
1820 #define I40E_AQ_PHY_FEC_CONFIG_SHIFT 0x0
1821 #define I40E_AQ_PHY_FEC_CONFIG_MASK (0x1F << I40E_AQ_PHY_FEC_CONFIG_SHIFT)
1825 I40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);
1827 /* Set MAC Config command data structure (direct 0x0603) */
1828 struct i40e_aq_set_mac_config {
1829 __le16 max_frame_size;
1831 #define I40E_AQ_SET_MAC_CONFIG_CRC_EN 0x04
1832 #define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 0x78
1833 #define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 3
1834 #define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 0x0
1835 #define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 0xF
1836 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 0x9
1837 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 0x8
1838 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 0x7
1839 #define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 0x6
1840 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 0x5
1841 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 0x4
1842 #define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 0x3
1843 #define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 0x2
1844 #define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 0x1
1845 u8 tx_timer_priority; /* bitmap */
1846 __le16 tx_timer_value;
1847 __le16 fc_refresh_threshold;
1851 I40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);
1853 /* Restart Auto-Negotiation (direct 0x605) */
1854 struct i40e_aqc_set_link_restart_an {
1856 #define I40E_AQ_PHY_RESTART_AN 0x02
1857 #define I40E_AQ_PHY_LINK_ENABLE 0x04
1861 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);
1863 /* Get Link Status cmd & response data structure (direct 0x0607) */
1864 struct i40e_aqc_get_link_status {
1865 __le16 command_flags; /* only field set on command */
1866 #define I40E_AQ_LSE_MASK 0x3
1867 #define I40E_AQ_LSE_NOP 0x0
1868 #define I40E_AQ_LSE_DISABLE 0x2
1869 #define I40E_AQ_LSE_ENABLE 0x3
1870 /* only response uses this flag */
1871 #define I40E_AQ_LSE_IS_ENABLED 0x1
1872 u8 phy_type; /* i40e_aq_phy_type */
1873 u8 link_speed; /* i40e_aq_link_speed */
1875 #define I40E_AQ_LINK_UP 0x01 /* obsolete */
1876 #define I40E_AQ_LINK_UP_FUNCTION 0x01
1877 #define I40E_AQ_LINK_FAULT 0x02
1878 #define I40E_AQ_LINK_FAULT_TX 0x04
1879 #define I40E_AQ_LINK_FAULT_RX 0x08
1880 #define I40E_AQ_LINK_FAULT_REMOTE 0x10
1881 #define I40E_AQ_LINK_UP_PORT 0x20
1882 #define I40E_AQ_MEDIA_AVAILABLE 0x40
1883 #define I40E_AQ_SIGNAL_DETECT 0x80
1885 #define I40E_AQ_AN_COMPLETED 0x01
1886 #define I40E_AQ_LP_AN_ABILITY 0x02
1887 #define I40E_AQ_PD_FAULT 0x04
1888 #define I40E_AQ_FEC_EN 0x08
1889 #define I40E_AQ_PHY_LOW_POWER 0x10
1890 #define I40E_AQ_LINK_PAUSE_TX 0x20
1891 #define I40E_AQ_LINK_PAUSE_RX 0x40
1892 #define I40E_AQ_QUALIFIED_MODULE 0x80
1894 #define I40E_AQ_LINK_PHY_TEMP_ALARM 0x01
1895 #define I40E_AQ_LINK_XCESSIVE_ERRORS 0x02
1896 #define I40E_AQ_LINK_TX_SHIFT 0x02
1897 #define I40E_AQ_LINK_TX_MASK (0x03 << I40E_AQ_LINK_TX_SHIFT)
1898 #define I40E_AQ_LINK_TX_ACTIVE 0x00
1899 #define I40E_AQ_LINK_TX_DRAINED 0x01
1900 #define I40E_AQ_LINK_TX_FLUSHED 0x03
1901 #define I40E_AQ_LINK_FORCED_40G 0x10
1902 /* 25G Error Codes */
1903 #define I40E_AQ_25G_NO_ERR 0X00
1904 #define I40E_AQ_25G_NOT_PRESENT 0X01
1905 #define I40E_AQ_25G_NVM_CRC_ERR 0X02
1906 #define I40E_AQ_25G_SBUS_UCODE_ERR 0X03
1907 #define I40E_AQ_25G_SERDES_UCODE_ERR 0X04
1908 #define I40E_AQ_25G_NIMB_UCODE_ERR 0X05
1909 u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
1910 __le16 max_frame_size;
1912 #define I40E_AQ_CONFIG_FEC_KR_ENA 0x01
1913 #define I40E_AQ_CONFIG_FEC_RS_ENA 0x02
1914 #define I40E_AQ_CONFIG_CRC_ENA 0x04
1915 #define I40E_AQ_CONFIG_PACING_MASK 0x78
1917 #define I40E_AQ_LINK_POWER_CLASS_1 0x00
1918 #define I40E_AQ_LINK_POWER_CLASS_2 0x01
1919 #define I40E_AQ_LINK_POWER_CLASS_3 0x02
1920 #define I40E_AQ_LINK_POWER_CLASS_4 0x03
1921 #define I40E_AQ_PWR_CLASS_MASK 0x03
1925 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
1927 /* Set event mask command (direct 0x613) */
1928 struct i40e_aqc_set_phy_int_mask {
1931 #define I40E_AQ_EVENT_LINK_UPDOWN 0x0002
1932 #define I40E_AQ_EVENT_MEDIA_NA 0x0004
1933 #define I40E_AQ_EVENT_LINK_FAULT 0x0008
1934 #define I40E_AQ_EVENT_PHY_TEMP_ALARM 0x0010
1935 #define I40E_AQ_EVENT_EXCESSIVE_ERRORS 0x0020
1936 #define I40E_AQ_EVENT_SIGNAL_DETECT 0x0040
1937 #define I40E_AQ_EVENT_AN_COMPLETED 0x0080
1938 #define I40E_AQ_EVENT_MODULE_QUAL_FAIL 0x0100
1939 #define I40E_AQ_EVENT_PORT_TX_SUSPENDED 0x0200
1943 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);
1945 /* Get Local AN advt register (direct 0x0614)
1946 * Set Local AN advt register (direct 0x0615)
1947 * Get Link Partner AN advt register (direct 0x0616)
1949 struct i40e_aqc_an_advt_reg {
1950 __le32 local_an_reg0;
1951 __le16 local_an_reg1;
1955 I40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);
1957 /* Set Loopback mode (0x0618) */
1958 struct i40e_aqc_set_lb_mode {
1960 #define I40E_AQ_LB_PHY_LOCAL 0x01
1961 #define I40E_AQ_LB_PHY_REMOTE 0x02
1962 #define I40E_AQ_LB_MAC_LOCAL 0x04
1966 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);
1968 /* Set PHY Debug command (0x0622) */
1969 struct i40e_aqc_set_phy_debug {
1971 #define I40E_AQ_PHY_DEBUG_RESET_INTERNAL 0x02
1972 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT 2
1973 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK (0x03 << \
1974 I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT)
1975 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE 0x00
1976 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD 0x01
1977 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT 0x02
1978 /* Disable link manageability on a single port */
1979 #define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW 0x10
1980 /* Disable link manageability on all ports needs both bits 4 and 5 */
1981 #define I40E_AQ_PHY_DEBUG_DISABLE_ALL_LINK_FW 0x20
1985 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);
1987 enum i40e_aq_phy_reg_type {
1988 I40E_AQC_PHY_REG_INTERNAL = 0x1,
1989 I40E_AQC_PHY_REG_EXERNAL_BASET = 0x2,
1990 I40E_AQC_PHY_REG_EXERNAL_MODULE = 0x3
1993 /* Run PHY Activity (0x0626) */
1994 struct i40e_aqc_run_phy_activity {
2003 I40E_CHECK_CMD_LENGTH(i40e_aqc_run_phy_activity);
2005 /* NVM Read command (indirect 0x0701)
2006 * NVM Erase commands (direct 0x0702)
2007 * NVM Update commands (indirect 0x0703)
2009 struct i40e_aqc_nvm_update {
2011 #define I40E_AQ_NVM_LAST_CMD 0x01
2012 #define I40E_AQ_NVM_FLASH_ONLY 0x80
2020 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);
2022 /* NVM Config Read (indirect 0x0704) */
2023 struct i40e_aqc_nvm_config_read {
2025 #define I40E_AQ_ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK 1
2026 #define I40E_AQ_ANVM_READ_SINGLE_FEATURE 0
2027 #define I40E_AQ_ANVM_READ_MULTIPLE_FEATURES 1
2028 __le16 element_count;
2029 __le16 element_id; /* Feature/field ID */
2030 __le16 element_id_msw; /* MSWord of field ID */
2031 __le32 address_high;
2035 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);
2037 /* NVM Config Write (indirect 0x0705) */
2038 struct i40e_aqc_nvm_config_write {
2040 __le16 element_count;
2042 __le32 address_high;
2046 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);
2048 /* Used for 0x0704 as well as for 0x0705 commands */
2049 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT 1
2050 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_MASK \
2051 (1 << I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT)
2052 #define I40E_AQ_ANVM_FEATURE 0
2053 #define I40E_AQ_ANVM_IMMEDIATE_FIELD (1 << FEATURE_OR_IMMEDIATE_SHIFT)
2054 struct i40e_aqc_nvm_config_data_feature {
2056 #define I40E_AQ_ANVM_FEATURE_OPTION_OEM_ONLY 0x01
2057 #define I40E_AQ_ANVM_FEATURE_OPTION_DWORD_MAP 0x08
2058 #define I40E_AQ_ANVM_FEATURE_OPTION_POR_CSR 0x10
2059 __le16 feature_options;
2060 __le16 feature_selection;
2063 I40E_CHECK_STRUCT_LEN(0x6, i40e_aqc_nvm_config_data_feature);
2065 struct i40e_aqc_nvm_config_data_immediate_field {
2068 __le16 field_options;
2072 I40E_CHECK_STRUCT_LEN(0xc, i40e_aqc_nvm_config_data_immediate_field);
2074 /* OEM Post Update (indirect 0x0720)
2075 * no command data struct used
2077 struct i40e_aqc_nvm_oem_post_update {
2078 #define I40E_AQ_NVM_OEM_POST_UPDATE_EXTERNAL_DATA 0x01
2083 I40E_CHECK_STRUCT_LEN(0x8, i40e_aqc_nvm_oem_post_update);
2085 struct i40e_aqc_nvm_oem_post_update_buffer {
2092 I40E_CHECK_STRUCT_LEN(0x28, i40e_aqc_nvm_oem_post_update_buffer);
2094 /* Thermal Sensor (indirect 0x0721)
2095 * read or set thermal sensor configs and values
2096 * takes a sensor and command specific data buffer, not detailed here
2098 struct i40e_aqc_thermal_sensor {
2100 #define I40E_AQ_THERMAL_SENSOR_READ_CONFIG 0
2101 #define I40E_AQ_THERMAL_SENSOR_SET_CONFIG 1
2102 #define I40E_AQ_THERMAL_SENSOR_READ_TEMP 2
2108 I40E_CHECK_CMD_LENGTH(i40e_aqc_thermal_sensor);
2110 /* Send to PF command (indirect 0x0801) id is only used by PF
2111 * Send to VF command (indirect 0x0802) id is only used by PF
2112 * Send to Peer PF command (indirect 0x0803)
2114 struct i40e_aqc_pf_vf_message {
2121 I40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);
2123 /* Alternate structure */
2125 /* Direct write (direct 0x0900)
2126 * Direct read (direct 0x0902)
2128 struct i40e_aqc_alternate_write {
2135 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);
2137 /* Indirect write (indirect 0x0901)
2138 * Indirect read (indirect 0x0903)
2141 struct i40e_aqc_alternate_ind_write {
2148 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);
2150 /* Done alternate write (direct 0x0904)
2153 struct i40e_aqc_alternate_write_done {
2155 #define I40E_AQ_ALTERNATE_MODE_BIOS_MASK 1
2156 #define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY 0
2157 #define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI 1
2158 #define I40E_AQ_ALTERNATE_RESET_NEEDED 2
2162 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);
2164 /* Set OEM mode (direct 0x0905) */
2165 struct i40e_aqc_alternate_set_mode {
2167 #define I40E_AQ_ALTERNATE_MODE_NONE 0
2168 #define I40E_AQ_ALTERNATE_MODE_OEM 1
2172 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);
2174 /* Clear port Alternate RAM (direct 0x0906) uses i40e_aq_desc */
2176 /* async events 0x10xx */
2178 /* Lan Queue Overflow Event (direct, 0x1001) */
2179 struct i40e_aqc_lan_overflow {
2180 __le32 prtdcb_rupto;
2185 I40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);
2187 /* Get LLDP MIB (indirect 0x0A00) */
2188 struct i40e_aqc_lldp_get_mib {
2191 #define I40E_AQ_LLDP_MIB_TYPE_MASK 0x3
2192 #define I40E_AQ_LLDP_MIB_LOCAL 0x0
2193 #define I40E_AQ_LLDP_MIB_REMOTE 0x1
2194 #define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 0x2
2195 #define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 0xC
2196 #define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 0x2
2197 #define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 0x0
2198 #define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 0x1
2199 #define I40E_AQ_LLDP_TX_SHIFT 0x4
2200 #define I40E_AQ_LLDP_TX_MASK (0x03 << I40E_AQ_LLDP_TX_SHIFT)
2201 /* TX pause flags use I40E_AQ_LINK_TX_* above */
2209 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);
2211 /* Configure LLDP MIB Change Event (direct 0x0A01)
2212 * also used for the event (with type in the command field)
2214 struct i40e_aqc_lldp_update_mib {
2216 #define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 0x0
2217 #define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 0x1
2223 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);
2225 /* Add LLDP TLV (indirect 0x0A02)
2226 * Delete LLDP TLV (indirect 0x0A04)
2228 struct i40e_aqc_lldp_add_tlv {
2229 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2237 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);
2239 /* Update LLDP TLV (indirect 0x0A03) */
2240 struct i40e_aqc_lldp_update_tlv {
2241 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2250 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);
2252 /* Stop LLDP (direct 0x0A05) */
2253 struct i40e_aqc_lldp_stop {
2255 #define I40E_AQ_LLDP_AGENT_STOP 0x0
2256 #define I40E_AQ_LLDP_AGENT_SHUTDOWN 0x1
2260 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);
2262 /* Start LLDP (direct 0x0A06) */
2264 struct i40e_aqc_lldp_start {
2266 #define I40E_AQ_LLDP_AGENT_START 0x1
2270 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);
2272 /* Get CEE DCBX Oper Config (0x0A07)
2273 * uses the generic descriptor struct
2274 * returns below as indirect response
2277 #define I40E_AQC_CEE_APP_FCOE_SHIFT 0x0
2278 #define I40E_AQC_CEE_APP_FCOE_MASK (0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)
2279 #define I40E_AQC_CEE_APP_ISCSI_SHIFT 0x3
2280 #define I40E_AQC_CEE_APP_ISCSI_MASK (0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)
2281 #define I40E_AQC_CEE_APP_FIP_SHIFT 0x8
2282 #define I40E_AQC_CEE_APP_FIP_MASK (0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)
2284 #define I40E_AQC_CEE_PG_STATUS_SHIFT 0x0
2285 #define I40E_AQC_CEE_PG_STATUS_MASK (0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)
2286 #define I40E_AQC_CEE_PFC_STATUS_SHIFT 0x3
2287 #define I40E_AQC_CEE_PFC_STATUS_MASK (0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)
2288 #define I40E_AQC_CEE_APP_STATUS_SHIFT 0x8
2289 #define I40E_AQC_CEE_APP_STATUS_MASK (0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)
2290 #define I40E_AQC_CEE_FCOE_STATUS_SHIFT 0x8
2291 #define I40E_AQC_CEE_FCOE_STATUS_MASK (0x7 << I40E_AQC_CEE_FCOE_STATUS_SHIFT)
2292 #define I40E_AQC_CEE_ISCSI_STATUS_SHIFT 0xB
2293 #define I40E_AQC_CEE_ISCSI_STATUS_MASK (0x7 << I40E_AQC_CEE_ISCSI_STATUS_SHIFT)
2294 #define I40E_AQC_CEE_FIP_STATUS_SHIFT 0x10
2295 #define I40E_AQC_CEE_FIP_STATUS_MASK (0x7 << I40E_AQC_CEE_FIP_STATUS_SHIFT)
2297 /* struct i40e_aqc_get_cee_dcb_cfg_v1_resp was originally defined with
2298 * word boundary layout issues, which the Linux compilers silently deal
2299 * with by adding padding, making the actual struct larger than designed.
2300 * However, the FW compiler for the NIC is less lenient and complains
2301 * about the struct. Hence, the struct defined here has an extra byte in
2302 * fields reserved3 and reserved4 to directly acknowledge that padding,
2303 * and the new length is used in the length check macro.
2305 struct i40e_aqc_get_cee_dcb_cfg_v1_resp {
2313 __le16 oper_app_prio;
2318 I40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);
2320 struct i40e_aqc_get_cee_dcb_cfg_resp {
2325 __le16 oper_app_prio;
2330 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);
2332 /* Set Local LLDP MIB (indirect 0x0A08)
2333 * Used to replace the local MIB of a given LLDP agent. e.g. DCBx
2335 struct i40e_aqc_lldp_set_local_mib {
2336 #define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT 0
2337 #define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK (1 << \
2338 SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)
2339 #define SET_LOCAL_MIB_AC_TYPE_LOCAL_MIB 0x0
2340 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT (1)
2341 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_MASK (1 << \
2342 SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT)
2343 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS 0x1
2348 __le32 address_high;
2352 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);
2354 struct i40e_aqc_lldp_set_local_mib_resp {
2355 #define SET_LOCAL_MIB_RESP_EVENT_TRIGGERED_MASK 0x01
2360 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_lldp_set_local_mib_resp);
2362 /* Stop/Start LLDP Agent (direct 0x0A09)
2363 * Used for stopping/starting specific LLDP agent. e.g. DCBx
2365 struct i40e_aqc_lldp_stop_start_specific_agent {
2366 #define I40E_AQC_START_SPECIFIC_AGENT_SHIFT 0
2367 #define I40E_AQC_START_SPECIFIC_AGENT_MASK \
2368 (1 << I40E_AQC_START_SPECIFIC_AGENT_SHIFT)
2373 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);
2375 /* Add Udp Tunnel command and completion (direct 0x0B00) */
2376 struct i40e_aqc_add_udp_tunnel {
2380 #define I40E_AQC_TUNNEL_TYPE_VXLAN 0x00
2381 #define I40E_AQC_TUNNEL_TYPE_NGE 0x01
2382 #define I40E_AQC_TUNNEL_TYPE_TEREDO 0x10
2383 #define I40E_AQC_TUNNEL_TYPE_VXLAN_GPE 0x11
2387 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);
2389 struct i40e_aqc_add_udp_tunnel_completion {
2391 u8 filter_entry_index;
2393 #define I40E_AQC_SINGLE_PF 0x0
2394 #define I40E_AQC_MULTIPLE_PFS 0x1
2399 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);
2401 /* remove UDP Tunnel command (0x0B01) */
2402 struct i40e_aqc_remove_udp_tunnel {
2404 u8 index; /* 0 to 15 */
2408 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);
2410 struct i40e_aqc_del_udp_tunnel_completion {
2412 u8 index; /* 0 to 15 */
2414 u8 total_filters_used;
2418 I40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);
2420 struct i40e_aqc_get_set_rss_key {
2421 #define I40E_AQC_SET_RSS_KEY_VSI_VALID (0x1 << 15)
2422 #define I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT 0
2423 #define I40E_AQC_SET_RSS_KEY_VSI_ID_MASK (0x3FF << \
2424 I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT)
2431 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_key);
2433 struct i40e_aqc_get_set_rss_key_data {
2434 u8 standard_rss_key[0x28];
2435 u8 extended_hash_key[0xc];
2438 I40E_CHECK_STRUCT_LEN(0x34, i40e_aqc_get_set_rss_key_data);
2440 struct i40e_aqc_get_set_rss_lut {
2441 #define I40E_AQC_SET_RSS_LUT_VSI_VALID (0x1 << 15)
2442 #define I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT 0
2443 #define I40E_AQC_SET_RSS_LUT_VSI_ID_MASK (0x3FF << \
2444 I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT)
2446 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT 0
2447 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK (0x1 << \
2448 I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT)
2450 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI 0
2451 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF 1
2458 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_lut);
2460 /* tunnel key structure 0x0B10 */
2462 struct i40e_aqc_tunnel_key_structure {
2465 u8 key1_len; /* 0 to 15 */
2466 u8 key2_len; /* 0 to 15 */
2468 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 0x01
2469 /* response flags */
2470 #define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 0x01
2471 #define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 0x02
2472 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 0x03
2473 u8 network_key_index;
2474 #define I40E_AQC_NETWORK_KEY_INDEX_VXLAN 0x0
2475 #define I40E_AQC_NETWORK_KEY_INDEX_NGE 0x1
2476 #define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP 0x2
2477 #define I40E_AQC_NETWORK_KEY_INDEX_GRE 0x3
2481 I40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);
2483 /* OEM mode commands (direct 0xFE0x) */
2484 struct i40e_aqc_oem_param_change {
2486 #define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 0
2487 #define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 1
2488 #define I40E_AQ_OEM_PARAM_MAC 2
2489 __le32 param_value1;
2490 __le16 param_value2;
2494 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);
2496 struct i40e_aqc_oem_state_change {
2498 #define I40E_AQ_OEM_STATE_LINK_DOWN 0x0
2499 #define I40E_AQ_OEM_STATE_LINK_UP 0x1
2503 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);
2505 /* Initialize OCSD (0xFE02, direct) */
2506 struct i40e_aqc_opc_oem_ocsd_initialize {
2509 __le32 ocsd_memory_block_addr_high;
2510 __le32 ocsd_memory_block_addr_low;
2511 __le32 requested_update_interval;
2514 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocsd_initialize);
2516 /* Initialize OCBB (0xFE03, direct) */
2517 struct i40e_aqc_opc_oem_ocbb_initialize {
2520 __le32 ocbb_memory_block_addr_high;
2521 __le32 ocbb_memory_block_addr_low;
2525 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocbb_initialize);
2527 /* debug commands */
2529 /* get device id (0xFF00) uses the generic structure */
2531 /* set test more (0xFF01, internal) */
2533 struct i40e_acq_set_test_mode {
2535 #define I40E_AQ_TEST_PARTIAL 0
2536 #define I40E_AQ_TEST_FULL 1
2537 #define I40E_AQ_TEST_NVM 2
2540 #define I40E_AQ_TEST_OPEN 0
2541 #define I40E_AQ_TEST_CLOSE 1
2542 #define I40E_AQ_TEST_INC 2
2544 __le32 address_high;
2548 I40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);
2550 /* Debug Read Register command (0xFF03)
2551 * Debug Write Register command (0xFF04)
2553 struct i40e_aqc_debug_reg_read_write {
2560 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);
2562 /* Scatter/gather Reg Read (indirect 0xFF05)
2563 * Scatter/gather Reg Write (indirect 0xFF06)
2566 /* i40e_aq_desc is used for the command */
2567 struct i40e_aqc_debug_reg_sg_element_data {
2572 /* Debug Modify register (direct 0xFF07) */
2573 struct i40e_aqc_debug_modify_reg {
2580 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);
2582 /* dump internal data (0xFF08, indirect) */
2584 #define I40E_AQ_CLUSTER_ID_AUX 0
2585 #define I40E_AQ_CLUSTER_ID_SWITCH_FLU 1
2586 #define I40E_AQ_CLUSTER_ID_TXSCHED 2
2587 #define I40E_AQ_CLUSTER_ID_HMC 3
2588 #define I40E_AQ_CLUSTER_ID_MAC0 4
2589 #define I40E_AQ_CLUSTER_ID_MAC1 5
2590 #define I40E_AQ_CLUSTER_ID_MAC2 6
2591 #define I40E_AQ_CLUSTER_ID_MAC3 7
2592 #define I40E_AQ_CLUSTER_ID_DCB 8
2593 #define I40E_AQ_CLUSTER_ID_EMP_MEM 9
2594 #define I40E_AQ_CLUSTER_ID_PKT_BUF 10
2595 #define I40E_AQ_CLUSTER_ID_ALTRAM 11
2597 struct i40e_aqc_debug_dump_internals {
2602 __le32 address_high;
2606 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);
2608 struct i40e_aqc_debug_modify_internals {
2610 u8 cluster_specific_params[7];
2611 __le32 address_high;
2615 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);
2617 #endif /* _I40E_ADMINQ_CMD_H_ */