4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #define RTE_PMD_I40E_RX_MAX_BURST 32
38 #define RTE_PMD_I40E_TX_MAX_BURST 32
40 #define RTE_I40E_VPMD_RX_BURST 32
41 #define RTE_I40E_VPMD_TX_BURST 32
42 #define RTE_I40E_RXQ_REARM_THRESH 32
43 #define RTE_I40E_MAX_RX_BURST RTE_I40E_RXQ_REARM_THRESH
44 #define RTE_I40E_TX_MAX_FREE_BUF_SZ 64
45 #define RTE_I40E_DESCS_PER_LOOP 4
47 #define I40E_RXBUF_SZ_1024 1024
48 #define I40E_RXBUF_SZ_2048 2048
50 /* In none-PXE mode QLEN must be whole number of 32 descriptors. */
51 #define I40E_ALIGN_RING_DESC 32
53 #define I40E_MIN_RING_DESC 64
54 #define I40E_MAX_RING_DESC 4096
56 #define I40E_MIN_TSO_MSS 256
57 #define I40E_MAX_TSO_MSS 9674
59 #define I40E_TX_MAX_SEG UINT8_MAX
60 #define I40E_TX_MAX_MTU_SEG 8
63 #define container_of(ptr, type, member) ({ \
64 typeof(((type *)0)->member)(*__mptr) = (ptr); \
65 (type *)((char *)__mptr - offsetof(type, member)); })
67 #define I40E_TD_CMD (I40E_TX_DESC_CMD_ICRC |\
70 enum i40e_header_split_mode {
71 i40e_header_split_none = 0,
72 i40e_header_split_enabled = 1,
73 i40e_header_split_always = 2,
74 i40e_header_split_reserved
77 #define I40E_HEADER_SPLIT_NONE ((uint8_t)0)
78 #define I40E_HEADER_SPLIT_L2 ((uint8_t)(1 << 0))
79 #define I40E_HEADER_SPLIT_IP ((uint8_t)(1 << 1))
80 #define I40E_HEADER_SPLIT_UDP_TCP ((uint8_t)(1 << 2))
81 #define I40E_HEADER_SPLIT_SCTP ((uint8_t)(1 << 3))
82 #define I40E_HEADER_SPLIT_ALL (I40E_HEADER_SPLIT_L2 | \
83 I40E_HEADER_SPLIT_IP | \
84 I40E_HEADER_SPLIT_UDP_TCP | \
85 I40E_HEADER_SPLIT_SCTP)
87 /* HW desc structure, both 16-byte and 32-byte types are supported */
88 #ifdef RTE_LIBRTE_I40E_16BYTE_RX_DESC
89 #define i40e_rx_desc i40e_16byte_rx_desc
91 #define i40e_rx_desc i40e_32byte_rx_desc
94 struct i40e_rx_entry {
95 struct rte_mbuf *mbuf;
99 * Structure associated with each RX queue.
101 struct i40e_rx_queue {
102 struct rte_mempool *mp; /**< mbuf pool to populate RX ring */
103 volatile union i40e_rx_desc *rx_ring;/**< RX ring virtual address */
104 uint64_t rx_ring_phys_addr; /**< RX ring DMA address */
105 struct i40e_rx_entry *sw_ring; /**< address of RX soft ring */
106 uint16_t nb_rx_desc; /**< number of RX descriptors */
107 uint16_t rx_free_thresh; /**< max free RX desc to hold */
108 uint16_t rx_tail; /**< current value of tail */
109 uint16_t nb_rx_hold; /**< number of held free RX desc */
110 struct rte_mbuf *pkt_first_seg; /**< first segment of current packet */
111 struct rte_mbuf *pkt_last_seg; /**< last segment of current packet */
112 struct rte_mbuf fake_mbuf; /**< dummy mbuf */
113 #ifdef RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC
114 uint16_t rx_nb_avail; /**< number of staged packets ready */
115 uint16_t rx_next_avail; /**< index of next staged packets */
116 uint16_t rx_free_trigger; /**< triggers rx buffer allocation */
117 struct rte_mbuf *rx_stage[RTE_PMD_I40E_RX_MAX_BURST * 2];
120 uint16_t rxrearm_nb; /**< number of remaining to be re-armed */
121 uint16_t rxrearm_start; /**< the idx we start the re-arming from */
122 uint64_t mbuf_initializer; /**< value to init mbufs */
124 uint8_t port_id; /**< device port ID */
125 uint8_t crc_len; /**< 0 if CRC stripped, 4 otherwise */
126 uint16_t queue_id; /**< RX queue index */
127 uint16_t reg_idx; /**< RX queue register index */
128 uint8_t drop_en; /**< if not 0, set register bit */
129 volatile uint8_t *qrx_tail; /**< register address of tail */
130 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
131 uint16_t rx_buf_len; /* The packet buffer size */
132 uint16_t rx_hdr_len; /* The header buffer size */
133 uint16_t max_pkt_len; /* Maximum packet length */
134 uint8_t hs_mode; /* Header Split mode */
135 bool q_set; /**< indicate if rx queue has been configured */
136 bool rx_deferred_start; /**< don't start this queue in dev start */
137 uint16_t rx_using_sse; /**<flag indicate the usage of vPMD for rx */
138 uint8_t dcb_tc; /**< Traffic class of rx queue */
141 struct i40e_tx_entry {
142 struct rte_mbuf *mbuf;
148 * Structure associated with each TX queue.
150 struct i40e_tx_queue {
151 uint16_t nb_tx_desc; /**< number of TX descriptors */
152 uint64_t tx_ring_phys_addr; /**< TX ring DMA address */
153 volatile struct i40e_tx_desc *tx_ring; /**< TX ring virtual address */
154 struct i40e_tx_entry *sw_ring; /**< virtual address of SW ring */
155 uint16_t tx_tail; /**< current value of tail register */
156 volatile uint8_t *qtx_tail; /**< register address of tail */
157 uint16_t nb_tx_used; /**< number of TX desc used since RS bit set */
158 /**< index to last TX descriptor to have been cleaned */
159 uint16_t last_desc_cleaned;
160 /**< Total number of TX descriptors ready to be allocated. */
162 /**< Start freeing TX buffers if there are less free descriptors than
164 uint16_t tx_free_thresh;
165 /** Number of TX descriptors to use before RS bit is set. */
166 uint16_t tx_rs_thresh;
167 uint8_t pthresh; /**< Prefetch threshold register. */
168 uint8_t hthresh; /**< Host threshold register. */
169 uint8_t wthresh; /**< Write-back threshold reg. */
170 uint8_t port_id; /**< Device port identifier. */
171 uint16_t queue_id; /**< TX queue index. */
174 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
177 bool q_set; /**< indicate if tx queue has been configured */
178 bool tx_deferred_start; /**< don't start this queue in dev start */
179 uint8_t dcb_tc; /**< Traffic class of tx queue */
182 /** Offload features */
183 union i40e_tx_offload {
186 uint64_t l2_len:7; /**< L2 (MAC) Header Length. */
187 uint64_t l3_len:9; /**< L3 (IP) Header Length. */
188 uint64_t l4_len:8; /**< L4 Header Length. */
189 uint64_t tso_segsz:16; /**< TCP TSO segment size */
190 uint64_t outer_l2_len:8; /**< outer L2 Header Length */
191 uint64_t outer_l3_len:16; /**< outer L3 Header Length */
195 int i40e_dev_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id);
196 int i40e_dev_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id);
197 int i40e_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id);
198 int i40e_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id);
199 const uint32_t *i40e_dev_supported_ptypes_get(struct rte_eth_dev *dev);
200 int i40e_dev_rx_queue_setup(struct rte_eth_dev *dev,
203 unsigned int socket_id,
204 const struct rte_eth_rxconf *rx_conf,
205 struct rte_mempool *mp);
206 int i40e_dev_tx_queue_setup(struct rte_eth_dev *dev,
209 unsigned int socket_id,
210 const struct rte_eth_txconf *tx_conf);
211 void i40e_dev_rx_queue_release(void *rxq);
212 void i40e_dev_tx_queue_release(void *txq);
213 uint16_t i40e_recv_pkts(void *rx_queue,
214 struct rte_mbuf **rx_pkts,
216 uint16_t i40e_recv_scattered_pkts(void *rx_queue,
217 struct rte_mbuf **rx_pkts,
219 uint16_t i40e_xmit_pkts(void *tx_queue,
220 struct rte_mbuf **tx_pkts,
222 uint16_t i40e_prep_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,
224 int i40e_tx_queue_init(struct i40e_tx_queue *txq);
225 int i40e_rx_queue_init(struct i40e_rx_queue *rxq);
226 void i40e_free_tx_resources(struct i40e_tx_queue *txq);
227 void i40e_free_rx_resources(struct i40e_rx_queue *rxq);
228 void i40e_dev_clear_queues(struct rte_eth_dev *dev);
229 void i40e_dev_free_queues(struct rte_eth_dev *dev);
230 void i40e_reset_rx_queue(struct i40e_rx_queue *rxq);
231 void i40e_reset_tx_queue(struct i40e_tx_queue *txq);
232 void i40e_tx_queue_release_mbufs(struct i40e_tx_queue *txq);
233 int i40e_alloc_rx_queue_mbufs(struct i40e_rx_queue *rxq);
234 void i40e_rx_queue_release_mbufs(struct i40e_rx_queue *rxq);
236 uint32_t i40e_dev_rx_queue_count(struct rte_eth_dev *dev,
237 uint16_t rx_queue_id);
238 int i40e_dev_rx_descriptor_done(void *rx_queue, uint16_t offset);
239 int i40e_dev_rx_descriptor_status(void *rx_queue, uint16_t offset);
240 int i40e_dev_tx_descriptor_status(void *tx_queue, uint16_t offset);
242 uint16_t i40e_recv_pkts_vec(void *rx_queue, struct rte_mbuf **rx_pkts,
244 uint16_t i40e_recv_scattered_pkts_vec(void *rx_queue,
245 struct rte_mbuf **rx_pkts,
247 int i40e_rx_vec_dev_conf_condition_check(struct rte_eth_dev *dev);
248 int i40e_rxq_vec_setup(struct i40e_rx_queue *rxq);
249 int i40e_txq_vec_setup(struct i40e_tx_queue *txq);
250 void i40e_rx_queue_release_mbufs_vec(struct i40e_rx_queue *rxq);
251 uint16_t i40e_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts,
253 void i40e_set_rx_function(struct rte_eth_dev *dev);
254 void i40e_set_tx_function_flag(struct rte_eth_dev *dev,
255 struct i40e_tx_queue *txq);
256 void i40e_set_tx_function(struct rte_eth_dev *dev);
258 /* For each value it means, datasheet of hardware can tell more details
260 * @note: fix i40e_dev_supported_ptypes_get() if any change here.
262 static inline uint32_t
263 i40e_rxd_pkt_type_mapping(uint8_t ptype)
265 static const uint32_t type_table[UINT8_MAX + 1] __rte_cache_aligned = {
268 [1] = RTE_PTYPE_L2_ETHER,
269 [2] = RTE_PTYPE_L2_ETHER_TIMESYNC,
270 /* [3] - [5] reserved */
271 [6] = RTE_PTYPE_L2_ETHER_LLDP,
272 /* [7] - [10] reserved */
273 [11] = RTE_PTYPE_L2_ETHER_ARP,
274 /* [12] - [21] reserved */
276 /* Non tunneled IPv4 */
277 [22] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
279 [23] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
280 RTE_PTYPE_L4_NONFRAG,
281 [24] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
284 [26] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
286 [27] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
288 [28] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
292 [29] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
293 RTE_PTYPE_TUNNEL_IP |
294 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
295 RTE_PTYPE_INNER_L4_FRAG,
296 [30] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
297 RTE_PTYPE_TUNNEL_IP |
298 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
299 RTE_PTYPE_INNER_L4_NONFRAG,
300 [31] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
301 RTE_PTYPE_TUNNEL_IP |
302 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
303 RTE_PTYPE_INNER_L4_UDP,
305 [33] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
306 RTE_PTYPE_TUNNEL_IP |
307 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
308 RTE_PTYPE_INNER_L4_TCP,
309 [34] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
310 RTE_PTYPE_TUNNEL_IP |
311 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
312 RTE_PTYPE_INNER_L4_SCTP,
313 [35] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
314 RTE_PTYPE_TUNNEL_IP |
315 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
316 RTE_PTYPE_INNER_L4_ICMP,
319 [36] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
320 RTE_PTYPE_TUNNEL_IP |
321 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
322 RTE_PTYPE_INNER_L4_FRAG,
323 [37] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
324 RTE_PTYPE_TUNNEL_IP |
325 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
326 RTE_PTYPE_INNER_L4_NONFRAG,
327 [38] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
328 RTE_PTYPE_TUNNEL_IP |
329 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
330 RTE_PTYPE_INNER_L4_UDP,
332 [40] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
333 RTE_PTYPE_TUNNEL_IP |
334 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
335 RTE_PTYPE_INNER_L4_TCP,
336 [41] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
337 RTE_PTYPE_TUNNEL_IP |
338 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
339 RTE_PTYPE_INNER_L4_SCTP,
340 [42] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
341 RTE_PTYPE_TUNNEL_IP |
342 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
343 RTE_PTYPE_INNER_L4_ICMP,
345 /* IPv4 --> GRE/Teredo/VXLAN */
346 [43] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
347 RTE_PTYPE_TUNNEL_GRENAT,
349 /* IPv4 --> GRE/Teredo/VXLAN --> IPv4 */
350 [44] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
351 RTE_PTYPE_TUNNEL_GRENAT |
352 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
353 RTE_PTYPE_INNER_L4_FRAG,
354 [45] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
355 RTE_PTYPE_TUNNEL_GRENAT |
356 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
357 RTE_PTYPE_INNER_L4_NONFRAG,
358 [46] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
359 RTE_PTYPE_TUNNEL_GRENAT |
360 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
361 RTE_PTYPE_INNER_L4_UDP,
363 [48] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
364 RTE_PTYPE_TUNNEL_GRENAT |
365 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
366 RTE_PTYPE_INNER_L4_TCP,
367 [49] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
368 RTE_PTYPE_TUNNEL_GRENAT |
369 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
370 RTE_PTYPE_INNER_L4_SCTP,
371 [50] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
372 RTE_PTYPE_TUNNEL_GRENAT |
373 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
374 RTE_PTYPE_INNER_L4_ICMP,
376 /* IPv4 --> GRE/Teredo/VXLAN --> IPv6 */
377 [51] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
378 RTE_PTYPE_TUNNEL_GRENAT |
379 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
380 RTE_PTYPE_INNER_L4_FRAG,
381 [52] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
382 RTE_PTYPE_TUNNEL_GRENAT |
383 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
384 RTE_PTYPE_INNER_L4_NONFRAG,
385 [53] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
386 RTE_PTYPE_TUNNEL_GRENAT |
387 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
388 RTE_PTYPE_INNER_L4_UDP,
390 [55] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
391 RTE_PTYPE_TUNNEL_GRENAT |
392 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
393 RTE_PTYPE_INNER_L4_TCP,
394 [56] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
395 RTE_PTYPE_TUNNEL_GRENAT |
396 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
397 RTE_PTYPE_INNER_L4_SCTP,
398 [57] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
399 RTE_PTYPE_TUNNEL_GRENAT |
400 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
401 RTE_PTYPE_INNER_L4_ICMP,
403 /* IPv4 --> GRE/Teredo/VXLAN --> MAC */
404 [58] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
405 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
407 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
408 [59] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
409 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
410 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
411 RTE_PTYPE_INNER_L4_FRAG,
412 [60] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
413 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
414 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
415 RTE_PTYPE_INNER_L4_NONFRAG,
416 [61] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
417 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
418 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
419 RTE_PTYPE_INNER_L4_UDP,
421 [63] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
422 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
423 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
424 RTE_PTYPE_INNER_L4_TCP,
425 [64] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
426 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
427 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
428 RTE_PTYPE_INNER_L4_SCTP,
429 [65] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
430 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
431 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
432 RTE_PTYPE_INNER_L4_ICMP,
434 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
435 [66] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
436 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
437 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
438 RTE_PTYPE_INNER_L4_FRAG,
439 [67] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
440 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
441 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
442 RTE_PTYPE_INNER_L4_NONFRAG,
443 [68] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
444 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
445 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
446 RTE_PTYPE_INNER_L4_UDP,
448 [70] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
449 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
450 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
451 RTE_PTYPE_INNER_L4_TCP,
452 [71] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
453 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
454 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
455 RTE_PTYPE_INNER_L4_SCTP,
456 [72] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
457 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
458 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
459 RTE_PTYPE_INNER_L4_ICMP,
461 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN */
462 [73] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
463 RTE_PTYPE_TUNNEL_GRENAT |
464 RTE_PTYPE_INNER_L2_ETHER_VLAN,
466 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
467 [74] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
468 RTE_PTYPE_TUNNEL_GRENAT |
469 RTE_PTYPE_INNER_L2_ETHER_VLAN |
470 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
471 RTE_PTYPE_INNER_L4_FRAG,
472 [75] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
473 RTE_PTYPE_TUNNEL_GRENAT |
474 RTE_PTYPE_INNER_L2_ETHER_VLAN |
475 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
476 RTE_PTYPE_INNER_L4_NONFRAG,
477 [76] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
478 RTE_PTYPE_TUNNEL_GRENAT |
479 RTE_PTYPE_INNER_L2_ETHER_VLAN |
480 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
481 RTE_PTYPE_INNER_L4_UDP,
483 [78] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
484 RTE_PTYPE_TUNNEL_GRENAT |
485 RTE_PTYPE_INNER_L2_ETHER_VLAN |
486 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
487 RTE_PTYPE_INNER_L4_TCP,
488 [79] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
489 RTE_PTYPE_TUNNEL_GRENAT |
490 RTE_PTYPE_INNER_L2_ETHER_VLAN |
491 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
492 RTE_PTYPE_INNER_L4_SCTP,
493 [80] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
494 RTE_PTYPE_TUNNEL_GRENAT |
495 RTE_PTYPE_INNER_L2_ETHER_VLAN |
496 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
497 RTE_PTYPE_INNER_L4_ICMP,
499 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
500 [81] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
501 RTE_PTYPE_TUNNEL_GRENAT |
502 RTE_PTYPE_INNER_L2_ETHER_VLAN |
503 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
504 RTE_PTYPE_INNER_L4_FRAG,
505 [82] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
506 RTE_PTYPE_TUNNEL_GRENAT |
507 RTE_PTYPE_INNER_L2_ETHER_VLAN |
508 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
509 RTE_PTYPE_INNER_L4_NONFRAG,
510 [83] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
511 RTE_PTYPE_TUNNEL_GRENAT |
512 RTE_PTYPE_INNER_L2_ETHER_VLAN |
513 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
514 RTE_PTYPE_INNER_L4_UDP,
516 [85] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
517 RTE_PTYPE_TUNNEL_GRENAT |
518 RTE_PTYPE_INNER_L2_ETHER_VLAN |
519 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
520 RTE_PTYPE_INNER_L4_TCP,
521 [86] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
522 RTE_PTYPE_TUNNEL_GRENAT |
523 RTE_PTYPE_INNER_L2_ETHER_VLAN |
524 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
525 RTE_PTYPE_INNER_L4_SCTP,
526 [87] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
527 RTE_PTYPE_TUNNEL_GRENAT |
528 RTE_PTYPE_INNER_L2_ETHER_VLAN |
529 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
530 RTE_PTYPE_INNER_L4_ICMP,
532 /* Non tunneled IPv6 */
533 [88] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
535 [89] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
536 RTE_PTYPE_L4_NONFRAG,
537 [90] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
540 [92] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
542 [93] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
544 [94] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
548 [95] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
549 RTE_PTYPE_TUNNEL_IP |
550 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
551 RTE_PTYPE_INNER_L4_FRAG,
552 [96] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
553 RTE_PTYPE_TUNNEL_IP |
554 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
555 RTE_PTYPE_INNER_L4_NONFRAG,
556 [97] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
557 RTE_PTYPE_TUNNEL_IP |
558 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
559 RTE_PTYPE_INNER_L4_UDP,
561 [99] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
562 RTE_PTYPE_TUNNEL_IP |
563 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
564 RTE_PTYPE_INNER_L4_TCP,
565 [100] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
566 RTE_PTYPE_TUNNEL_IP |
567 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
568 RTE_PTYPE_INNER_L4_SCTP,
569 [101] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
570 RTE_PTYPE_TUNNEL_IP |
571 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
572 RTE_PTYPE_INNER_L4_ICMP,
575 [102] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
576 RTE_PTYPE_TUNNEL_IP |
577 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
578 RTE_PTYPE_INNER_L4_FRAG,
579 [103] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
580 RTE_PTYPE_TUNNEL_IP |
581 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
582 RTE_PTYPE_INNER_L4_NONFRAG,
583 [104] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
584 RTE_PTYPE_TUNNEL_IP |
585 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
586 RTE_PTYPE_INNER_L4_UDP,
588 [106] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
589 RTE_PTYPE_TUNNEL_IP |
590 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
591 RTE_PTYPE_INNER_L4_TCP,
592 [107] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
593 RTE_PTYPE_TUNNEL_IP |
594 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
595 RTE_PTYPE_INNER_L4_SCTP,
596 [108] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
597 RTE_PTYPE_TUNNEL_IP |
598 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
599 RTE_PTYPE_INNER_L4_ICMP,
601 /* IPv6 --> GRE/Teredo/VXLAN */
602 [109] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
603 RTE_PTYPE_TUNNEL_GRENAT,
605 /* IPv6 --> GRE/Teredo/VXLAN --> IPv4 */
606 [110] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
607 RTE_PTYPE_TUNNEL_GRENAT |
608 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
609 RTE_PTYPE_INNER_L4_FRAG,
610 [111] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
611 RTE_PTYPE_TUNNEL_GRENAT |
612 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
613 RTE_PTYPE_INNER_L4_NONFRAG,
614 [112] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
615 RTE_PTYPE_TUNNEL_GRENAT |
616 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
617 RTE_PTYPE_INNER_L4_UDP,
619 [114] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
620 RTE_PTYPE_TUNNEL_GRENAT |
621 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
622 RTE_PTYPE_INNER_L4_TCP,
623 [115] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
624 RTE_PTYPE_TUNNEL_GRENAT |
625 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
626 RTE_PTYPE_INNER_L4_SCTP,
627 [116] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
628 RTE_PTYPE_TUNNEL_GRENAT |
629 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
630 RTE_PTYPE_INNER_L4_ICMP,
632 /* IPv6 --> GRE/Teredo/VXLAN --> IPv6 */
633 [117] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
634 RTE_PTYPE_TUNNEL_GRENAT |
635 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
636 RTE_PTYPE_INNER_L4_FRAG,
637 [118] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
638 RTE_PTYPE_TUNNEL_GRENAT |
639 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
640 RTE_PTYPE_INNER_L4_NONFRAG,
641 [119] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
642 RTE_PTYPE_TUNNEL_GRENAT |
643 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
644 RTE_PTYPE_INNER_L4_UDP,
646 [121] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
647 RTE_PTYPE_TUNNEL_GRENAT |
648 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
649 RTE_PTYPE_INNER_L4_TCP,
650 [122] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
651 RTE_PTYPE_TUNNEL_GRENAT |
652 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
653 RTE_PTYPE_INNER_L4_SCTP,
654 [123] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
655 RTE_PTYPE_TUNNEL_GRENAT |
656 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
657 RTE_PTYPE_INNER_L4_ICMP,
659 /* IPv6 --> GRE/Teredo/VXLAN --> MAC */
660 [124] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
661 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
663 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
664 [125] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
665 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
666 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
667 RTE_PTYPE_INNER_L4_FRAG,
668 [126] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
669 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
670 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
671 RTE_PTYPE_INNER_L4_NONFRAG,
672 [127] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
673 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
674 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
675 RTE_PTYPE_INNER_L4_UDP,
677 [129] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
678 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
679 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
680 RTE_PTYPE_INNER_L4_TCP,
681 [130] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
682 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
683 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
684 RTE_PTYPE_INNER_L4_SCTP,
685 [131] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
686 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
687 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
688 RTE_PTYPE_INNER_L4_ICMP,
690 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
691 [132] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
692 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
693 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
694 RTE_PTYPE_INNER_L4_FRAG,
695 [133] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
696 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
697 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
698 RTE_PTYPE_INNER_L4_NONFRAG,
699 [134] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
700 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
701 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
702 RTE_PTYPE_INNER_L4_UDP,
704 [136] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
705 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
706 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
707 RTE_PTYPE_INNER_L4_TCP,
708 [137] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
709 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
710 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
711 RTE_PTYPE_INNER_L4_SCTP,
712 [138] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
713 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
714 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
715 RTE_PTYPE_INNER_L4_ICMP,
717 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN */
718 [139] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
719 RTE_PTYPE_TUNNEL_GRENAT |
720 RTE_PTYPE_INNER_L2_ETHER_VLAN,
722 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
723 [140] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
724 RTE_PTYPE_TUNNEL_GRENAT |
725 RTE_PTYPE_INNER_L2_ETHER_VLAN |
726 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
727 RTE_PTYPE_INNER_L4_FRAG,
728 [141] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
729 RTE_PTYPE_TUNNEL_GRENAT |
730 RTE_PTYPE_INNER_L2_ETHER_VLAN |
731 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
732 RTE_PTYPE_INNER_L4_NONFRAG,
733 [142] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
734 RTE_PTYPE_TUNNEL_GRENAT |
735 RTE_PTYPE_INNER_L2_ETHER_VLAN |
736 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
737 RTE_PTYPE_INNER_L4_UDP,
739 [144] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
740 RTE_PTYPE_TUNNEL_GRENAT |
741 RTE_PTYPE_INNER_L2_ETHER_VLAN |
742 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
743 RTE_PTYPE_INNER_L4_TCP,
744 [145] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
745 RTE_PTYPE_TUNNEL_GRENAT |
746 RTE_PTYPE_INNER_L2_ETHER_VLAN |
747 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
748 RTE_PTYPE_INNER_L4_SCTP,
749 [146] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
750 RTE_PTYPE_TUNNEL_GRENAT |
751 RTE_PTYPE_INNER_L2_ETHER_VLAN |
752 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
753 RTE_PTYPE_INNER_L4_ICMP,
755 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
756 [147] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
757 RTE_PTYPE_TUNNEL_GRENAT |
758 RTE_PTYPE_INNER_L2_ETHER_VLAN |
759 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
760 RTE_PTYPE_INNER_L4_FRAG,
761 [148] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
762 RTE_PTYPE_TUNNEL_GRENAT |
763 RTE_PTYPE_INNER_L2_ETHER_VLAN |
764 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
765 RTE_PTYPE_INNER_L4_NONFRAG,
766 [149] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
767 RTE_PTYPE_TUNNEL_GRENAT |
768 RTE_PTYPE_INNER_L2_ETHER_VLAN |
769 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
770 RTE_PTYPE_INNER_L4_UDP,
772 [151] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
773 RTE_PTYPE_TUNNEL_GRENAT |
774 RTE_PTYPE_INNER_L2_ETHER_VLAN |
775 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
776 RTE_PTYPE_INNER_L4_TCP,
777 [152] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
778 RTE_PTYPE_TUNNEL_GRENAT |
779 RTE_PTYPE_INNER_L2_ETHER_VLAN |
780 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
781 RTE_PTYPE_INNER_L4_SCTP,
782 [153] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
783 RTE_PTYPE_TUNNEL_GRENAT |
784 RTE_PTYPE_INNER_L2_ETHER_VLAN |
785 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
786 RTE_PTYPE_INNER_L4_ICMP,
788 /* L2 NSH packet type */
789 [154] = RTE_PTYPE_L2_ETHER_NSH,
790 [155] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
792 [156] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
793 RTE_PTYPE_L4_NONFRAG,
794 [157] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
796 [158] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
798 [159] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
800 [160] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
802 [161] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
804 [162] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
805 RTE_PTYPE_L4_NONFRAG,
806 [163] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
808 [164] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
810 [165] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
812 [166] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
815 /* All others reserved */
818 return type_table[ptype];
821 #endif /* _I40E_RXTX_H_ */