4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #define RTE_PMD_I40E_RX_MAX_BURST 32
38 #define RTE_PMD_I40E_TX_MAX_BURST 32
40 #define RTE_I40E_VPMD_RX_BURST 32
41 #define RTE_I40E_VPMD_TX_BURST 32
42 #define RTE_I40E_RXQ_REARM_THRESH 32
43 #define RTE_I40E_MAX_RX_BURST RTE_I40E_RXQ_REARM_THRESH
44 #define RTE_I40E_TX_MAX_FREE_BUF_SZ 64
45 #define RTE_I40E_DESCS_PER_LOOP 4
47 #define I40E_RXBUF_SZ_1024 1024
48 #define I40E_RXBUF_SZ_2048 2048
50 /* In none-PXE mode QLEN must be whole number of 32 descriptors. */
51 #define I40E_ALIGN_RING_DESC 32
53 #define I40E_MIN_RING_DESC 64
54 #define I40E_MAX_RING_DESC 4096
56 #define I40E_MIN_TSO_MSS 256
57 #define I40E_MAX_TSO_MSS 9674
59 #define I40E_TX_MAX_SEG UINT8_MAX
60 #define I40E_TX_MAX_MTU_SEG 8
63 #define container_of(ptr, type, member) ({ \
64 typeof(((type *)0)->member)(*__mptr) = (ptr); \
65 (type *)((char *)__mptr - offsetof(type, member)); })
67 #define I40E_TD_CMD (I40E_TX_DESC_CMD_ICRC |\
70 enum i40e_header_split_mode {
71 i40e_header_split_none = 0,
72 i40e_header_split_enabled = 1,
73 i40e_header_split_always = 2,
74 i40e_header_split_reserved
77 #define I40E_HEADER_SPLIT_NONE ((uint8_t)0)
78 #define I40E_HEADER_SPLIT_L2 ((uint8_t)(1 << 0))
79 #define I40E_HEADER_SPLIT_IP ((uint8_t)(1 << 1))
80 #define I40E_HEADER_SPLIT_UDP_TCP ((uint8_t)(1 << 2))
81 #define I40E_HEADER_SPLIT_SCTP ((uint8_t)(1 << 3))
82 #define I40E_HEADER_SPLIT_ALL (I40E_HEADER_SPLIT_L2 | \
83 I40E_HEADER_SPLIT_IP | \
84 I40E_HEADER_SPLIT_UDP_TCP | \
85 I40E_HEADER_SPLIT_SCTP)
87 /* HW desc structure, both 16-byte and 32-byte types are supported */
88 #ifdef RTE_LIBRTE_I40E_16BYTE_RX_DESC
89 #define i40e_rx_desc i40e_16byte_rx_desc
91 #define i40e_rx_desc i40e_32byte_rx_desc
94 struct i40e_rx_entry {
95 struct rte_mbuf *mbuf;
99 * Structure associated with each RX queue.
101 struct i40e_rx_queue {
102 struct rte_mempool *mp; /**< mbuf pool to populate RX ring */
103 volatile union i40e_rx_desc *rx_ring;/**< RX ring virtual address */
104 uint64_t rx_ring_phys_addr; /**< RX ring DMA address */
105 struct i40e_rx_entry *sw_ring; /**< address of RX soft ring */
106 uint16_t nb_rx_desc; /**< number of RX descriptors */
107 uint16_t rx_free_thresh; /**< max free RX desc to hold */
108 uint16_t rx_tail; /**< current value of tail */
109 uint16_t nb_rx_hold; /**< number of held free RX desc */
110 struct rte_mbuf *pkt_first_seg; /**< first segment of current packet */
111 struct rte_mbuf *pkt_last_seg; /**< last segment of current packet */
112 struct rte_mbuf fake_mbuf; /**< dummy mbuf */
113 #ifdef RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC
114 uint16_t rx_nb_avail; /**< number of staged packets ready */
115 uint16_t rx_next_avail; /**< index of next staged packets */
116 uint16_t rx_free_trigger; /**< triggers rx buffer allocation */
117 struct rte_mbuf *rx_stage[RTE_PMD_I40E_RX_MAX_BURST * 2];
120 uint16_t rxrearm_nb; /**< number of remaining to be re-armed */
121 uint16_t rxrearm_start; /**< the idx we start the re-arming from */
122 uint64_t mbuf_initializer; /**< value to init mbufs */
124 uint8_t port_id; /**< device port ID */
125 uint8_t crc_len; /**< 0 if CRC stripped, 4 otherwise */
126 uint16_t queue_id; /**< RX queue index */
127 uint16_t reg_idx; /**< RX queue register index */
128 uint8_t drop_en; /**< if not 0, set register bit */
129 volatile uint8_t *qrx_tail; /**< register address of tail */
130 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
131 uint16_t rx_buf_len; /* The packet buffer size */
132 uint16_t rx_hdr_len; /* The header buffer size */
133 uint16_t max_pkt_len; /* Maximum packet length */
134 uint8_t hs_mode; /* Header Split mode */
135 bool q_set; /**< indicate if rx queue has been configured */
136 bool rx_deferred_start; /**< don't start this queue in dev start */
137 uint16_t rx_using_sse; /**<flag indicate the usage of vPMD for rx */
138 uint8_t dcb_tc; /**< Traffic class of rx queue */
141 struct i40e_tx_entry {
142 struct rte_mbuf *mbuf;
148 * Structure associated with each TX queue.
150 struct i40e_tx_queue {
151 uint16_t nb_tx_desc; /**< number of TX descriptors */
152 uint64_t tx_ring_phys_addr; /**< TX ring DMA address */
153 volatile struct i40e_tx_desc *tx_ring; /**< TX ring virtual address */
154 struct i40e_tx_entry *sw_ring; /**< virtual address of SW ring */
155 uint16_t tx_tail; /**< current value of tail register */
156 volatile uint8_t *qtx_tail; /**< register address of tail */
157 uint16_t nb_tx_used; /**< number of TX desc used since RS bit set */
158 /**< index to last TX descriptor to have been cleaned */
159 uint16_t last_desc_cleaned;
160 /**< Total number of TX descriptors ready to be allocated. */
162 /**< Start freeing TX buffers if there are less free descriptors than
164 uint16_t tx_free_thresh;
165 /** Number of TX descriptors to use before RS bit is set. */
166 uint16_t tx_rs_thresh;
167 uint8_t pthresh; /**< Prefetch threshold register. */
168 uint8_t hthresh; /**< Host threshold register. */
169 uint8_t wthresh; /**< Write-back threshold reg. */
170 uint8_t port_id; /**< Device port identifier. */
171 uint16_t queue_id; /**< TX queue index. */
174 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
177 bool q_set; /**< indicate if tx queue has been configured */
178 bool tx_deferred_start; /**< don't start this queue in dev start */
179 uint8_t dcb_tc; /**< Traffic class of tx queue */
182 /** Offload features */
183 union i40e_tx_offload {
186 uint64_t l2_len:7; /**< L2 (MAC) Header Length. */
187 uint64_t l3_len:9; /**< L3 (IP) Header Length. */
188 uint64_t l4_len:8; /**< L4 Header Length. */
189 uint64_t tso_segsz:16; /**< TCP TSO segment size */
190 uint64_t outer_l2_len:8; /**< outer L2 Header Length */
191 uint64_t outer_l3_len:16; /**< outer L3 Header Length */
195 int i40e_dev_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id);
196 int i40e_dev_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id);
197 int i40e_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id);
198 int i40e_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id);
199 const uint32_t *i40e_dev_supported_ptypes_get(struct rte_eth_dev *dev);
200 int i40e_dev_rx_queue_setup(struct rte_eth_dev *dev,
203 unsigned int socket_id,
204 const struct rte_eth_rxconf *rx_conf,
205 struct rte_mempool *mp);
206 int i40e_dev_tx_queue_setup(struct rte_eth_dev *dev,
209 unsigned int socket_id,
210 const struct rte_eth_txconf *tx_conf);
211 void i40e_dev_rx_queue_release(void *rxq);
212 void i40e_dev_tx_queue_release(void *txq);
213 uint16_t i40e_recv_pkts(void *rx_queue,
214 struct rte_mbuf **rx_pkts,
216 uint16_t i40e_recv_scattered_pkts(void *rx_queue,
217 struct rte_mbuf **rx_pkts,
219 uint16_t i40e_xmit_pkts(void *tx_queue,
220 struct rte_mbuf **tx_pkts,
222 uint16_t i40e_prep_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,
224 int i40e_tx_queue_init(struct i40e_tx_queue *txq);
225 int i40e_rx_queue_init(struct i40e_rx_queue *rxq);
226 void i40e_free_tx_resources(struct i40e_tx_queue *txq);
227 void i40e_free_rx_resources(struct i40e_rx_queue *rxq);
228 void i40e_dev_clear_queues(struct rte_eth_dev *dev);
229 void i40e_dev_free_queues(struct rte_eth_dev *dev);
230 void i40e_reset_rx_queue(struct i40e_rx_queue *rxq);
231 void i40e_reset_tx_queue(struct i40e_tx_queue *txq);
232 void i40e_tx_queue_release_mbufs(struct i40e_tx_queue *txq);
233 int i40e_alloc_rx_queue_mbufs(struct i40e_rx_queue *rxq);
234 void i40e_rx_queue_release_mbufs(struct i40e_rx_queue *rxq);
236 uint32_t i40e_dev_rx_queue_count(struct rte_eth_dev *dev,
237 uint16_t rx_queue_id);
238 int i40e_dev_rx_descriptor_done(void *rx_queue, uint16_t offset);
239 int i40e_dev_rx_descriptor_status(void *rx_queue, uint16_t offset);
240 int i40e_dev_tx_descriptor_status(void *tx_queue, uint16_t offset);
242 uint16_t i40e_recv_pkts_vec(void *rx_queue, struct rte_mbuf **rx_pkts,
244 uint16_t i40e_recv_scattered_pkts_vec(void *rx_queue,
245 struct rte_mbuf **rx_pkts,
247 int i40e_rx_vec_dev_conf_condition_check(struct rte_eth_dev *dev);
248 int i40e_rxq_vec_setup(struct i40e_rx_queue *rxq);
249 int i40e_txq_vec_setup(struct i40e_tx_queue *txq);
250 void i40e_rx_queue_release_mbufs_vec(struct i40e_rx_queue *rxq);
251 uint16_t i40e_xmit_fixed_burst_vec(void *tx_queue, struct rte_mbuf **tx_pkts,
253 void i40e_set_rx_function(struct rte_eth_dev *dev);
254 void i40e_set_tx_function_flag(struct rte_eth_dev *dev,
255 struct i40e_tx_queue *txq);
256 void i40e_set_tx_function(struct rte_eth_dev *dev);
257 void i40e_set_default_ptype_table(struct rte_eth_dev *dev);
259 /* For each value it means, datasheet of hardware can tell more details
261 * @note: fix i40e_dev_supported_ptypes_get() if any change here.
263 static inline uint32_t
264 i40e_get_default_pkt_type(uint8_t ptype)
266 static const uint32_t type_table[UINT8_MAX + 1] __rte_cache_aligned = {
269 [1] = RTE_PTYPE_L2_ETHER,
270 [2] = RTE_PTYPE_L2_ETHER_TIMESYNC,
271 /* [3] - [5] reserved */
272 [6] = RTE_PTYPE_L2_ETHER_LLDP,
273 /* [7] - [10] reserved */
274 [11] = RTE_PTYPE_L2_ETHER_ARP,
275 /* [12] - [21] reserved */
277 /* Non tunneled IPv4 */
278 [22] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
280 [23] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
281 RTE_PTYPE_L4_NONFRAG,
282 [24] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
285 [26] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
287 [27] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
289 [28] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
293 [29] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
294 RTE_PTYPE_TUNNEL_IP |
295 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
296 RTE_PTYPE_INNER_L4_FRAG,
297 [30] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
298 RTE_PTYPE_TUNNEL_IP |
299 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
300 RTE_PTYPE_INNER_L4_NONFRAG,
301 [31] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
302 RTE_PTYPE_TUNNEL_IP |
303 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
304 RTE_PTYPE_INNER_L4_UDP,
306 [33] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
307 RTE_PTYPE_TUNNEL_IP |
308 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
309 RTE_PTYPE_INNER_L4_TCP,
310 [34] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
311 RTE_PTYPE_TUNNEL_IP |
312 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
313 RTE_PTYPE_INNER_L4_SCTP,
314 [35] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
315 RTE_PTYPE_TUNNEL_IP |
316 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
317 RTE_PTYPE_INNER_L4_ICMP,
320 [36] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
321 RTE_PTYPE_TUNNEL_IP |
322 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
323 RTE_PTYPE_INNER_L4_FRAG,
324 [37] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
325 RTE_PTYPE_TUNNEL_IP |
326 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
327 RTE_PTYPE_INNER_L4_NONFRAG,
328 [38] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
329 RTE_PTYPE_TUNNEL_IP |
330 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
331 RTE_PTYPE_INNER_L4_UDP,
333 [40] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
334 RTE_PTYPE_TUNNEL_IP |
335 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
336 RTE_PTYPE_INNER_L4_TCP,
337 [41] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
338 RTE_PTYPE_TUNNEL_IP |
339 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
340 RTE_PTYPE_INNER_L4_SCTP,
341 [42] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
342 RTE_PTYPE_TUNNEL_IP |
343 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
344 RTE_PTYPE_INNER_L4_ICMP,
346 /* IPv4 --> GRE/Teredo/VXLAN */
347 [43] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
348 RTE_PTYPE_TUNNEL_GRENAT,
350 /* IPv4 --> GRE/Teredo/VXLAN --> IPv4 */
351 [44] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
352 RTE_PTYPE_TUNNEL_GRENAT |
353 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
354 RTE_PTYPE_INNER_L4_FRAG,
355 [45] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
356 RTE_PTYPE_TUNNEL_GRENAT |
357 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
358 RTE_PTYPE_INNER_L4_NONFRAG,
359 [46] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
360 RTE_PTYPE_TUNNEL_GRENAT |
361 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
362 RTE_PTYPE_INNER_L4_UDP,
364 [48] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
365 RTE_PTYPE_TUNNEL_GRENAT |
366 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
367 RTE_PTYPE_INNER_L4_TCP,
368 [49] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
369 RTE_PTYPE_TUNNEL_GRENAT |
370 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
371 RTE_PTYPE_INNER_L4_SCTP,
372 [50] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
373 RTE_PTYPE_TUNNEL_GRENAT |
374 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
375 RTE_PTYPE_INNER_L4_ICMP,
377 /* IPv4 --> GRE/Teredo/VXLAN --> IPv6 */
378 [51] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
379 RTE_PTYPE_TUNNEL_GRENAT |
380 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
381 RTE_PTYPE_INNER_L4_FRAG,
382 [52] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
383 RTE_PTYPE_TUNNEL_GRENAT |
384 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
385 RTE_PTYPE_INNER_L4_NONFRAG,
386 [53] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
387 RTE_PTYPE_TUNNEL_GRENAT |
388 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
389 RTE_PTYPE_INNER_L4_UDP,
391 [55] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
392 RTE_PTYPE_TUNNEL_GRENAT |
393 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
394 RTE_PTYPE_INNER_L4_TCP,
395 [56] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
396 RTE_PTYPE_TUNNEL_GRENAT |
397 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
398 RTE_PTYPE_INNER_L4_SCTP,
399 [57] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
400 RTE_PTYPE_TUNNEL_GRENAT |
401 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
402 RTE_PTYPE_INNER_L4_ICMP,
404 /* IPv4 --> GRE/Teredo/VXLAN --> MAC */
405 [58] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
406 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
408 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
409 [59] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
410 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
411 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
412 RTE_PTYPE_INNER_L4_FRAG,
413 [60] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
414 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
415 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
416 RTE_PTYPE_INNER_L4_NONFRAG,
417 [61] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
418 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
419 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
420 RTE_PTYPE_INNER_L4_UDP,
422 [63] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
423 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
424 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
425 RTE_PTYPE_INNER_L4_TCP,
426 [64] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
427 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
428 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
429 RTE_PTYPE_INNER_L4_SCTP,
430 [65] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
431 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
432 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
433 RTE_PTYPE_INNER_L4_ICMP,
435 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
436 [66] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
437 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
438 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
439 RTE_PTYPE_INNER_L4_FRAG,
440 [67] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
441 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
442 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
443 RTE_PTYPE_INNER_L4_NONFRAG,
444 [68] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
445 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
446 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
447 RTE_PTYPE_INNER_L4_UDP,
449 [70] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
450 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
451 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
452 RTE_PTYPE_INNER_L4_TCP,
453 [71] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
454 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
455 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
456 RTE_PTYPE_INNER_L4_SCTP,
457 [72] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
458 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
459 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
460 RTE_PTYPE_INNER_L4_ICMP,
462 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN */
463 [73] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
464 RTE_PTYPE_TUNNEL_GRENAT |
465 RTE_PTYPE_INNER_L2_ETHER_VLAN,
467 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
468 [74] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
469 RTE_PTYPE_TUNNEL_GRENAT |
470 RTE_PTYPE_INNER_L2_ETHER_VLAN |
471 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
472 RTE_PTYPE_INNER_L4_FRAG,
473 [75] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
474 RTE_PTYPE_TUNNEL_GRENAT |
475 RTE_PTYPE_INNER_L2_ETHER_VLAN |
476 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
477 RTE_PTYPE_INNER_L4_NONFRAG,
478 [76] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
479 RTE_PTYPE_TUNNEL_GRENAT |
480 RTE_PTYPE_INNER_L2_ETHER_VLAN |
481 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
482 RTE_PTYPE_INNER_L4_UDP,
484 [78] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
485 RTE_PTYPE_TUNNEL_GRENAT |
486 RTE_PTYPE_INNER_L2_ETHER_VLAN |
487 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
488 RTE_PTYPE_INNER_L4_TCP,
489 [79] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
490 RTE_PTYPE_TUNNEL_GRENAT |
491 RTE_PTYPE_INNER_L2_ETHER_VLAN |
492 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
493 RTE_PTYPE_INNER_L4_SCTP,
494 [80] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
495 RTE_PTYPE_TUNNEL_GRENAT |
496 RTE_PTYPE_INNER_L2_ETHER_VLAN |
497 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
498 RTE_PTYPE_INNER_L4_ICMP,
500 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
501 [81] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
502 RTE_PTYPE_TUNNEL_GRENAT |
503 RTE_PTYPE_INNER_L2_ETHER_VLAN |
504 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
505 RTE_PTYPE_INNER_L4_FRAG,
506 [82] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
507 RTE_PTYPE_TUNNEL_GRENAT |
508 RTE_PTYPE_INNER_L2_ETHER_VLAN |
509 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
510 RTE_PTYPE_INNER_L4_NONFRAG,
511 [83] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
512 RTE_PTYPE_TUNNEL_GRENAT |
513 RTE_PTYPE_INNER_L2_ETHER_VLAN |
514 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
515 RTE_PTYPE_INNER_L4_UDP,
517 [85] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
518 RTE_PTYPE_TUNNEL_GRENAT |
519 RTE_PTYPE_INNER_L2_ETHER_VLAN |
520 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
521 RTE_PTYPE_INNER_L4_TCP,
522 [86] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
523 RTE_PTYPE_TUNNEL_GRENAT |
524 RTE_PTYPE_INNER_L2_ETHER_VLAN |
525 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
526 RTE_PTYPE_INNER_L4_SCTP,
527 [87] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
528 RTE_PTYPE_TUNNEL_GRENAT |
529 RTE_PTYPE_INNER_L2_ETHER_VLAN |
530 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
531 RTE_PTYPE_INNER_L4_ICMP,
533 /* Non tunneled IPv6 */
534 [88] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
536 [89] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
537 RTE_PTYPE_L4_NONFRAG,
538 [90] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
541 [92] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
543 [93] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
545 [94] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
549 [95] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
550 RTE_PTYPE_TUNNEL_IP |
551 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
552 RTE_PTYPE_INNER_L4_FRAG,
553 [96] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
554 RTE_PTYPE_TUNNEL_IP |
555 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
556 RTE_PTYPE_INNER_L4_NONFRAG,
557 [97] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
558 RTE_PTYPE_TUNNEL_IP |
559 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
560 RTE_PTYPE_INNER_L4_UDP,
562 [99] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
563 RTE_PTYPE_TUNNEL_IP |
564 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
565 RTE_PTYPE_INNER_L4_TCP,
566 [100] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
567 RTE_PTYPE_TUNNEL_IP |
568 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
569 RTE_PTYPE_INNER_L4_SCTP,
570 [101] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
571 RTE_PTYPE_TUNNEL_IP |
572 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
573 RTE_PTYPE_INNER_L4_ICMP,
576 [102] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
577 RTE_PTYPE_TUNNEL_IP |
578 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
579 RTE_PTYPE_INNER_L4_FRAG,
580 [103] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
581 RTE_PTYPE_TUNNEL_IP |
582 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
583 RTE_PTYPE_INNER_L4_NONFRAG,
584 [104] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
585 RTE_PTYPE_TUNNEL_IP |
586 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
587 RTE_PTYPE_INNER_L4_UDP,
589 [106] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
590 RTE_PTYPE_TUNNEL_IP |
591 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
592 RTE_PTYPE_INNER_L4_TCP,
593 [107] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
594 RTE_PTYPE_TUNNEL_IP |
595 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
596 RTE_PTYPE_INNER_L4_SCTP,
597 [108] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
598 RTE_PTYPE_TUNNEL_IP |
599 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
600 RTE_PTYPE_INNER_L4_ICMP,
602 /* IPv6 --> GRE/Teredo/VXLAN */
603 [109] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
604 RTE_PTYPE_TUNNEL_GRENAT,
606 /* IPv6 --> GRE/Teredo/VXLAN --> IPv4 */
607 [110] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
608 RTE_PTYPE_TUNNEL_GRENAT |
609 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
610 RTE_PTYPE_INNER_L4_FRAG,
611 [111] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
612 RTE_PTYPE_TUNNEL_GRENAT |
613 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
614 RTE_PTYPE_INNER_L4_NONFRAG,
615 [112] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
616 RTE_PTYPE_TUNNEL_GRENAT |
617 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
618 RTE_PTYPE_INNER_L4_UDP,
620 [114] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
621 RTE_PTYPE_TUNNEL_GRENAT |
622 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
623 RTE_PTYPE_INNER_L4_TCP,
624 [115] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
625 RTE_PTYPE_TUNNEL_GRENAT |
626 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
627 RTE_PTYPE_INNER_L4_SCTP,
628 [116] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
629 RTE_PTYPE_TUNNEL_GRENAT |
630 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
631 RTE_PTYPE_INNER_L4_ICMP,
633 /* IPv6 --> GRE/Teredo/VXLAN --> IPv6 */
634 [117] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
635 RTE_PTYPE_TUNNEL_GRENAT |
636 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
637 RTE_PTYPE_INNER_L4_FRAG,
638 [118] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
639 RTE_PTYPE_TUNNEL_GRENAT |
640 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
641 RTE_PTYPE_INNER_L4_NONFRAG,
642 [119] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
643 RTE_PTYPE_TUNNEL_GRENAT |
644 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
645 RTE_PTYPE_INNER_L4_UDP,
647 [121] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
648 RTE_PTYPE_TUNNEL_GRENAT |
649 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
650 RTE_PTYPE_INNER_L4_TCP,
651 [122] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
652 RTE_PTYPE_TUNNEL_GRENAT |
653 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
654 RTE_PTYPE_INNER_L4_SCTP,
655 [123] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
656 RTE_PTYPE_TUNNEL_GRENAT |
657 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
658 RTE_PTYPE_INNER_L4_ICMP,
660 /* IPv6 --> GRE/Teredo/VXLAN --> MAC */
661 [124] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
662 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
664 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
665 [125] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
666 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
667 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
668 RTE_PTYPE_INNER_L4_FRAG,
669 [126] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
670 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
671 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
672 RTE_PTYPE_INNER_L4_NONFRAG,
673 [127] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
674 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
675 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
676 RTE_PTYPE_INNER_L4_UDP,
678 [129] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
679 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
680 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
681 RTE_PTYPE_INNER_L4_TCP,
682 [130] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
683 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
684 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
685 RTE_PTYPE_INNER_L4_SCTP,
686 [131] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
687 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
688 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
689 RTE_PTYPE_INNER_L4_ICMP,
691 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
692 [132] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
693 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
694 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
695 RTE_PTYPE_INNER_L4_FRAG,
696 [133] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
697 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
698 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
699 RTE_PTYPE_INNER_L4_NONFRAG,
700 [134] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
701 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
702 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
703 RTE_PTYPE_INNER_L4_UDP,
705 [136] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
706 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
707 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
708 RTE_PTYPE_INNER_L4_TCP,
709 [137] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
710 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
711 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
712 RTE_PTYPE_INNER_L4_SCTP,
713 [138] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
714 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
715 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
716 RTE_PTYPE_INNER_L4_ICMP,
718 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN */
719 [139] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
720 RTE_PTYPE_TUNNEL_GRENAT |
721 RTE_PTYPE_INNER_L2_ETHER_VLAN,
723 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
724 [140] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
725 RTE_PTYPE_TUNNEL_GRENAT |
726 RTE_PTYPE_INNER_L2_ETHER_VLAN |
727 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
728 RTE_PTYPE_INNER_L4_FRAG,
729 [141] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
730 RTE_PTYPE_TUNNEL_GRENAT |
731 RTE_PTYPE_INNER_L2_ETHER_VLAN |
732 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
733 RTE_PTYPE_INNER_L4_NONFRAG,
734 [142] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
735 RTE_PTYPE_TUNNEL_GRENAT |
736 RTE_PTYPE_INNER_L2_ETHER_VLAN |
737 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
738 RTE_PTYPE_INNER_L4_UDP,
740 [144] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
741 RTE_PTYPE_TUNNEL_GRENAT |
742 RTE_PTYPE_INNER_L2_ETHER_VLAN |
743 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
744 RTE_PTYPE_INNER_L4_TCP,
745 [145] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
746 RTE_PTYPE_TUNNEL_GRENAT |
747 RTE_PTYPE_INNER_L2_ETHER_VLAN |
748 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
749 RTE_PTYPE_INNER_L4_SCTP,
750 [146] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
751 RTE_PTYPE_TUNNEL_GRENAT |
752 RTE_PTYPE_INNER_L2_ETHER_VLAN |
753 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
754 RTE_PTYPE_INNER_L4_ICMP,
756 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
757 [147] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
758 RTE_PTYPE_TUNNEL_GRENAT |
759 RTE_PTYPE_INNER_L2_ETHER_VLAN |
760 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
761 RTE_PTYPE_INNER_L4_FRAG,
762 [148] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
763 RTE_PTYPE_TUNNEL_GRENAT |
764 RTE_PTYPE_INNER_L2_ETHER_VLAN |
765 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
766 RTE_PTYPE_INNER_L4_NONFRAG,
767 [149] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
768 RTE_PTYPE_TUNNEL_GRENAT |
769 RTE_PTYPE_INNER_L2_ETHER_VLAN |
770 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
771 RTE_PTYPE_INNER_L4_UDP,
773 [151] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
774 RTE_PTYPE_TUNNEL_GRENAT |
775 RTE_PTYPE_INNER_L2_ETHER_VLAN |
776 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
777 RTE_PTYPE_INNER_L4_TCP,
778 [152] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
779 RTE_PTYPE_TUNNEL_GRENAT |
780 RTE_PTYPE_INNER_L2_ETHER_VLAN |
781 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
782 RTE_PTYPE_INNER_L4_SCTP,
783 [153] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
784 RTE_PTYPE_TUNNEL_GRENAT |
785 RTE_PTYPE_INNER_L2_ETHER_VLAN |
786 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
787 RTE_PTYPE_INNER_L4_ICMP,
789 /* L2 NSH packet type */
790 [154] = RTE_PTYPE_L2_ETHER_NSH,
791 [155] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
793 [156] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
794 RTE_PTYPE_L4_NONFRAG,
795 [157] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
797 [158] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
799 [159] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
801 [160] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
803 [161] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
805 [162] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
806 RTE_PTYPE_L4_NONFRAG,
807 [163] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
809 [164] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
811 [165] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
813 [166] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
816 /* All others reserved */
819 return type_table[ptype];
822 #endif /* _I40E_RXTX_H_ */