4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37 #define I40E_TX_FLAG_CSUM ((uint32_t)(1 << 0))
38 #define I40E_TX_FLAG_TSYN ((uint32_t)(1 << 2))
40 #define RTE_PMD_I40E_RX_MAX_BURST 32
41 #define RTE_PMD_I40E_TX_MAX_BURST 32
43 #define RTE_I40E_VPMD_RX_BURST 32
44 #define RTE_I40E_VPMD_TX_BURST 32
45 #define RTE_I40E_RXQ_REARM_THRESH 32
46 #define RTE_I40E_MAX_RX_BURST RTE_I40E_RXQ_REARM_THRESH
47 #define RTE_I40E_TX_MAX_FREE_BUF_SZ 64
48 #define RTE_I40E_DESCS_PER_LOOP 4
50 #define I40E_RXBUF_SZ_1024 1024
51 #define I40E_RXBUF_SZ_2048 2048
53 /* In none-PXE mode QLEN must be whole number of 32 descriptors. */
54 #define I40E_ALIGN_RING_DESC 32
56 #define I40E_MIN_RING_DESC 64
57 #define I40E_MAX_RING_DESC 4096
59 #define I40E_MIN_TSO_MSS 256
60 #define I40E_MAX_TSO_MSS 9674
62 #define I40E_TX_MAX_SEG UINT8_MAX
63 #define I40E_TX_MAX_MTU_SEG 8
66 #define container_of(ptr, type, member) ({ \
67 typeof(((type *)0)->member)(*__mptr) = (ptr); \
68 (type *)((char *)__mptr - offsetof(type, member)); })
70 #define I40E_TD_CMD (I40E_TX_DESC_CMD_ICRC |\
73 enum i40e_header_split_mode {
74 i40e_header_split_none = 0,
75 i40e_header_split_enabled = 1,
76 i40e_header_split_always = 2,
77 i40e_header_split_reserved
80 #define I40E_HEADER_SPLIT_NONE ((uint8_t)0)
81 #define I40E_HEADER_SPLIT_L2 ((uint8_t)(1 << 0))
82 #define I40E_HEADER_SPLIT_IP ((uint8_t)(1 << 1))
83 #define I40E_HEADER_SPLIT_UDP_TCP ((uint8_t)(1 << 2))
84 #define I40E_HEADER_SPLIT_SCTP ((uint8_t)(1 << 3))
85 #define I40E_HEADER_SPLIT_ALL (I40E_HEADER_SPLIT_L2 | \
86 I40E_HEADER_SPLIT_IP | \
87 I40E_HEADER_SPLIT_UDP_TCP | \
88 I40E_HEADER_SPLIT_SCTP)
90 /* HW desc structure, both 16-byte and 32-byte types are supported */
91 #ifdef RTE_LIBRTE_I40E_16BYTE_RX_DESC
92 #define i40e_rx_desc i40e_16byte_rx_desc
94 #define i40e_rx_desc i40e_32byte_rx_desc
97 struct i40e_rx_entry {
98 struct rte_mbuf *mbuf;
102 * Structure associated with each RX queue.
104 struct i40e_rx_queue {
105 struct rte_mempool *mp; /**< mbuf pool to populate RX ring */
106 volatile union i40e_rx_desc *rx_ring;/**< RX ring virtual address */
107 uint64_t rx_ring_phys_addr; /**< RX ring DMA address */
108 struct i40e_rx_entry *sw_ring; /**< address of RX soft ring */
109 uint16_t nb_rx_desc; /**< number of RX descriptors */
110 uint16_t rx_free_thresh; /**< max free RX desc to hold */
111 uint16_t rx_tail; /**< current value of tail */
112 uint16_t nb_rx_hold; /**< number of held free RX desc */
113 struct rte_mbuf *pkt_first_seg; /**< first segment of current packet */
114 struct rte_mbuf *pkt_last_seg; /**< last segment of current packet */
115 #ifdef RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC
116 uint16_t rx_nb_avail; /**< number of staged packets ready */
117 uint16_t rx_next_avail; /**< index of next staged packets */
118 uint16_t rx_free_trigger; /**< triggers rx buffer allocation */
119 struct rte_mbuf fake_mbuf; /**< dummy mbuf */
120 struct rte_mbuf *rx_stage[RTE_PMD_I40E_RX_MAX_BURST * 2];
123 uint16_t rxrearm_nb; /**< number of remaining to be re-armed */
124 uint16_t rxrearm_start; /**< the idx we start the re-arming from */
125 uint64_t mbuf_initializer; /**< value to init mbufs */
127 uint8_t port_id; /**< device port ID */
128 uint8_t crc_len; /**< 0 if CRC stripped, 4 otherwise */
129 uint16_t queue_id; /**< RX queue index */
130 uint16_t reg_idx; /**< RX queue register index */
131 uint8_t drop_en; /**< if not 0, set register bit */
132 volatile uint8_t *qrx_tail; /**< register address of tail */
133 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
134 uint16_t rx_buf_len; /* The packet buffer size */
135 uint16_t rx_hdr_len; /* The header buffer size */
136 uint16_t max_pkt_len; /* Maximum packet length */
137 uint8_t hs_mode; /* Header Split mode */
138 bool q_set; /**< indicate if rx queue has been configured */
139 bool rx_deferred_start; /**< don't start this queue in dev start */
140 uint16_t rx_using_sse; /**<flag indicate the usage of vPMD for rx */
141 uint8_t dcb_tc; /**< Traffic class of rx queue */
144 struct i40e_tx_entry {
145 struct rte_mbuf *mbuf;
151 * Structure associated with each TX queue.
153 struct i40e_tx_queue {
154 uint16_t nb_tx_desc; /**< number of TX descriptors */
155 uint64_t tx_ring_phys_addr; /**< TX ring DMA address */
156 volatile struct i40e_tx_desc *tx_ring; /**< TX ring virtual address */
157 struct i40e_tx_entry *sw_ring; /**< virtual address of SW ring */
158 uint16_t tx_tail; /**< current value of tail register */
159 volatile uint8_t *qtx_tail; /**< register address of tail */
160 uint16_t nb_tx_used; /**< number of TX desc used since RS bit set */
161 /**< index to last TX descriptor to have been cleaned */
162 uint16_t last_desc_cleaned;
163 /**< Total number of TX descriptors ready to be allocated. */
165 /**< Start freeing TX buffers if there are less free descriptors than
167 uint16_t tx_free_thresh;
168 /** Number of TX descriptors to use before RS bit is set. */
169 uint16_t tx_rs_thresh;
170 uint8_t pthresh; /**< Prefetch threshold register. */
171 uint8_t hthresh; /**< Host threshold register. */
172 uint8_t wthresh; /**< Write-back threshold reg. */
173 uint8_t port_id; /**< Device port identifier. */
174 uint16_t queue_id; /**< TX queue index. */
177 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
180 bool q_set; /**< indicate if tx queue has been configured */
181 bool tx_deferred_start; /**< don't start this queue in dev start */
182 uint8_t dcb_tc; /**< Traffic class of tx queue */
185 /** Offload features */
186 union i40e_tx_offload {
189 uint64_t l2_len:7; /**< L2 (MAC) Header Length. */
190 uint64_t l3_len:9; /**< L3 (IP) Header Length. */
191 uint64_t l4_len:8; /**< L4 Header Length. */
192 uint64_t tso_segsz:16; /**< TCP TSO segment size */
193 uint64_t outer_l2_len:8; /**< outer L2 Header Length */
194 uint64_t outer_l3_len:16; /**< outer L3 Header Length */
198 int i40e_dev_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id);
199 int i40e_dev_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id);
200 int i40e_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id);
201 int i40e_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id);
202 const uint32_t *i40e_dev_supported_ptypes_get(struct rte_eth_dev *dev);
203 int i40e_dev_rx_queue_setup(struct rte_eth_dev *dev,
206 unsigned int socket_id,
207 const struct rte_eth_rxconf *rx_conf,
208 struct rte_mempool *mp);
209 int i40e_dev_tx_queue_setup(struct rte_eth_dev *dev,
212 unsigned int socket_id,
213 const struct rte_eth_txconf *tx_conf);
214 void i40e_dev_rx_queue_release(void *rxq);
215 void i40e_dev_tx_queue_release(void *txq);
216 uint16_t i40e_recv_pkts(void *rx_queue,
217 struct rte_mbuf **rx_pkts,
219 uint16_t i40e_recv_scattered_pkts(void *rx_queue,
220 struct rte_mbuf **rx_pkts,
222 uint16_t i40e_xmit_pkts(void *tx_queue,
223 struct rte_mbuf **tx_pkts,
225 uint16_t i40e_prep_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,
227 int i40e_tx_queue_init(struct i40e_tx_queue *txq);
228 int i40e_rx_queue_init(struct i40e_rx_queue *rxq);
229 void i40e_free_tx_resources(struct i40e_tx_queue *txq);
230 void i40e_free_rx_resources(struct i40e_rx_queue *rxq);
231 void i40e_dev_clear_queues(struct rte_eth_dev *dev);
232 void i40e_dev_free_queues(struct rte_eth_dev *dev);
233 void i40e_reset_rx_queue(struct i40e_rx_queue *rxq);
234 void i40e_reset_tx_queue(struct i40e_tx_queue *txq);
235 void i40e_tx_queue_release_mbufs(struct i40e_tx_queue *txq);
236 int i40e_alloc_rx_queue_mbufs(struct i40e_rx_queue *rxq);
237 void i40e_rx_queue_release_mbufs(struct i40e_rx_queue *rxq);
239 uint32_t i40e_dev_rx_queue_count(struct rte_eth_dev *dev,
240 uint16_t rx_queue_id);
241 int i40e_dev_rx_descriptor_done(void *rx_queue, uint16_t offset);
242 int i40e_dev_rx_descriptor_status(void *rx_queue, uint16_t offset);
243 int i40e_dev_tx_descriptor_status(void *tx_queue, uint16_t offset);
245 uint16_t i40e_recv_pkts_vec(void *rx_queue, struct rte_mbuf **rx_pkts,
247 uint16_t i40e_recv_scattered_pkts_vec(void *rx_queue,
248 struct rte_mbuf **rx_pkts,
250 int i40e_rx_vec_dev_conf_condition_check(struct rte_eth_dev *dev);
251 int i40e_rxq_vec_setup(struct i40e_rx_queue *rxq);
252 int i40e_txq_vec_setup(struct i40e_tx_queue *txq);
253 void i40e_rx_queue_release_mbufs_vec(struct i40e_rx_queue *rxq);
254 uint16_t i40e_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts,
256 void i40e_set_rx_function(struct rte_eth_dev *dev);
257 void i40e_set_tx_function_flag(struct rte_eth_dev *dev,
258 struct i40e_tx_queue *txq);
259 void i40e_set_tx_function(struct rte_eth_dev *dev);
261 /* For each value it means, datasheet of hardware can tell more details
263 * @note: fix i40e_dev_supported_ptypes_get() if any change here.
265 static inline uint32_t
266 i40e_rxd_pkt_type_mapping(uint8_t ptype)
268 static const uint32_t type_table[UINT8_MAX + 1] __rte_cache_aligned = {
271 [1] = RTE_PTYPE_L2_ETHER,
272 [2] = RTE_PTYPE_L2_ETHER_TIMESYNC,
273 /* [3] - [5] reserved */
274 [6] = RTE_PTYPE_L2_ETHER_LLDP,
275 /* [7] - [10] reserved */
276 [11] = RTE_PTYPE_L2_ETHER_ARP,
277 /* [12] - [21] reserved */
279 /* Non tunneled IPv4 */
280 [22] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
282 [23] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
283 RTE_PTYPE_L4_NONFRAG,
284 [24] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
287 [26] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
289 [27] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
291 [28] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
295 [29] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
296 RTE_PTYPE_TUNNEL_IP |
297 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
298 RTE_PTYPE_INNER_L4_FRAG,
299 [30] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
300 RTE_PTYPE_TUNNEL_IP |
301 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
302 RTE_PTYPE_INNER_L4_NONFRAG,
303 [31] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
304 RTE_PTYPE_TUNNEL_IP |
305 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
306 RTE_PTYPE_INNER_L4_UDP,
308 [33] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
309 RTE_PTYPE_TUNNEL_IP |
310 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
311 RTE_PTYPE_INNER_L4_TCP,
312 [34] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
313 RTE_PTYPE_TUNNEL_IP |
314 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
315 RTE_PTYPE_INNER_L4_SCTP,
316 [35] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
317 RTE_PTYPE_TUNNEL_IP |
318 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
319 RTE_PTYPE_INNER_L4_ICMP,
322 [36] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
323 RTE_PTYPE_TUNNEL_IP |
324 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
325 RTE_PTYPE_INNER_L4_FRAG,
326 [37] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
327 RTE_PTYPE_TUNNEL_IP |
328 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
329 RTE_PTYPE_INNER_L4_NONFRAG,
330 [38] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
331 RTE_PTYPE_TUNNEL_IP |
332 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
333 RTE_PTYPE_INNER_L4_UDP,
335 [40] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
336 RTE_PTYPE_TUNNEL_IP |
337 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
338 RTE_PTYPE_INNER_L4_TCP,
339 [41] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
340 RTE_PTYPE_TUNNEL_IP |
341 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
342 RTE_PTYPE_INNER_L4_SCTP,
343 [42] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
344 RTE_PTYPE_TUNNEL_IP |
345 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
346 RTE_PTYPE_INNER_L4_ICMP,
348 /* IPv4 --> GRE/Teredo/VXLAN */
349 [43] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
350 RTE_PTYPE_TUNNEL_GRENAT,
352 /* IPv4 --> GRE/Teredo/VXLAN --> IPv4 */
353 [44] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
354 RTE_PTYPE_TUNNEL_GRENAT |
355 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
356 RTE_PTYPE_INNER_L4_FRAG,
357 [45] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
358 RTE_PTYPE_TUNNEL_GRENAT |
359 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
360 RTE_PTYPE_INNER_L4_NONFRAG,
361 [46] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
362 RTE_PTYPE_TUNNEL_GRENAT |
363 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
364 RTE_PTYPE_INNER_L4_UDP,
366 [48] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
367 RTE_PTYPE_TUNNEL_GRENAT |
368 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
369 RTE_PTYPE_INNER_L4_TCP,
370 [49] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
371 RTE_PTYPE_TUNNEL_GRENAT |
372 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
373 RTE_PTYPE_INNER_L4_SCTP,
374 [50] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
375 RTE_PTYPE_TUNNEL_GRENAT |
376 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
377 RTE_PTYPE_INNER_L4_ICMP,
379 /* IPv4 --> GRE/Teredo/VXLAN --> IPv6 */
380 [51] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
381 RTE_PTYPE_TUNNEL_GRENAT |
382 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
383 RTE_PTYPE_INNER_L4_FRAG,
384 [52] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
385 RTE_PTYPE_TUNNEL_GRENAT |
386 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
387 RTE_PTYPE_INNER_L4_NONFRAG,
388 [53] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
389 RTE_PTYPE_TUNNEL_GRENAT |
390 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
391 RTE_PTYPE_INNER_L4_UDP,
393 [55] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
394 RTE_PTYPE_TUNNEL_GRENAT |
395 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
396 RTE_PTYPE_INNER_L4_TCP,
397 [56] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
398 RTE_PTYPE_TUNNEL_GRENAT |
399 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
400 RTE_PTYPE_INNER_L4_SCTP,
401 [57] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
402 RTE_PTYPE_TUNNEL_GRENAT |
403 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
404 RTE_PTYPE_INNER_L4_ICMP,
406 /* IPv4 --> GRE/Teredo/VXLAN --> MAC */
407 [58] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
408 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
410 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
411 [59] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
412 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
413 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
414 RTE_PTYPE_INNER_L4_FRAG,
415 [60] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
416 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
417 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
418 RTE_PTYPE_INNER_L4_NONFRAG,
419 [61] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
420 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
421 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
422 RTE_PTYPE_INNER_L4_UDP,
424 [63] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
425 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
426 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
427 RTE_PTYPE_INNER_L4_TCP,
428 [64] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
429 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
430 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
431 RTE_PTYPE_INNER_L4_SCTP,
432 [65] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
433 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
434 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
435 RTE_PTYPE_INNER_L4_ICMP,
437 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
438 [66] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
439 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
440 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
441 RTE_PTYPE_INNER_L4_FRAG,
442 [67] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
443 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
444 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
445 RTE_PTYPE_INNER_L4_NONFRAG,
446 [68] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
447 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
448 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
449 RTE_PTYPE_INNER_L4_UDP,
451 [70] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
452 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
453 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
454 RTE_PTYPE_INNER_L4_TCP,
455 [71] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
456 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
457 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
458 RTE_PTYPE_INNER_L4_SCTP,
459 [72] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
460 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
461 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
462 RTE_PTYPE_INNER_L4_ICMP,
464 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN */
465 [73] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
466 RTE_PTYPE_TUNNEL_GRENAT |
467 RTE_PTYPE_INNER_L2_ETHER_VLAN,
469 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
470 [74] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
471 RTE_PTYPE_TUNNEL_GRENAT |
472 RTE_PTYPE_INNER_L2_ETHER_VLAN |
473 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
474 RTE_PTYPE_INNER_L4_FRAG,
475 [75] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
476 RTE_PTYPE_TUNNEL_GRENAT |
477 RTE_PTYPE_INNER_L2_ETHER_VLAN |
478 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
479 RTE_PTYPE_INNER_L4_NONFRAG,
480 [76] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
481 RTE_PTYPE_TUNNEL_GRENAT |
482 RTE_PTYPE_INNER_L2_ETHER_VLAN |
483 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
484 RTE_PTYPE_INNER_L4_UDP,
486 [78] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
487 RTE_PTYPE_TUNNEL_GRENAT |
488 RTE_PTYPE_INNER_L2_ETHER_VLAN |
489 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
490 RTE_PTYPE_INNER_L4_TCP,
491 [79] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
492 RTE_PTYPE_TUNNEL_GRENAT |
493 RTE_PTYPE_INNER_L2_ETHER_VLAN |
494 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
495 RTE_PTYPE_INNER_L4_SCTP,
496 [80] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
497 RTE_PTYPE_TUNNEL_GRENAT |
498 RTE_PTYPE_INNER_L2_ETHER_VLAN |
499 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
500 RTE_PTYPE_INNER_L4_ICMP,
502 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
503 [81] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
504 RTE_PTYPE_TUNNEL_GRENAT |
505 RTE_PTYPE_INNER_L2_ETHER_VLAN |
506 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
507 RTE_PTYPE_INNER_L4_FRAG,
508 [82] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
509 RTE_PTYPE_TUNNEL_GRENAT |
510 RTE_PTYPE_INNER_L2_ETHER_VLAN |
511 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
512 RTE_PTYPE_INNER_L4_NONFRAG,
513 [83] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
514 RTE_PTYPE_TUNNEL_GRENAT |
515 RTE_PTYPE_INNER_L2_ETHER_VLAN |
516 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
517 RTE_PTYPE_INNER_L4_UDP,
519 [85] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
520 RTE_PTYPE_TUNNEL_GRENAT |
521 RTE_PTYPE_INNER_L2_ETHER_VLAN |
522 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
523 RTE_PTYPE_INNER_L4_TCP,
524 [86] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
525 RTE_PTYPE_TUNNEL_GRENAT |
526 RTE_PTYPE_INNER_L2_ETHER_VLAN |
527 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
528 RTE_PTYPE_INNER_L4_SCTP,
529 [87] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
530 RTE_PTYPE_TUNNEL_GRENAT |
531 RTE_PTYPE_INNER_L2_ETHER_VLAN |
532 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
533 RTE_PTYPE_INNER_L4_ICMP,
535 /* Non tunneled IPv6 */
536 [88] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
538 [89] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
539 RTE_PTYPE_L4_NONFRAG,
540 [90] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
543 [92] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
545 [93] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
547 [94] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
551 [95] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
552 RTE_PTYPE_TUNNEL_IP |
553 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
554 RTE_PTYPE_INNER_L4_FRAG,
555 [96] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
556 RTE_PTYPE_TUNNEL_IP |
557 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
558 RTE_PTYPE_INNER_L4_NONFRAG,
559 [97] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
560 RTE_PTYPE_TUNNEL_IP |
561 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
562 RTE_PTYPE_INNER_L4_UDP,
564 [99] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
565 RTE_PTYPE_TUNNEL_IP |
566 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
567 RTE_PTYPE_INNER_L4_TCP,
568 [100] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
569 RTE_PTYPE_TUNNEL_IP |
570 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
571 RTE_PTYPE_INNER_L4_SCTP,
572 [101] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
573 RTE_PTYPE_TUNNEL_IP |
574 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
575 RTE_PTYPE_INNER_L4_ICMP,
578 [102] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
579 RTE_PTYPE_TUNNEL_IP |
580 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
581 RTE_PTYPE_INNER_L4_FRAG,
582 [103] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
583 RTE_PTYPE_TUNNEL_IP |
584 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
585 RTE_PTYPE_INNER_L4_NONFRAG,
586 [104] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
587 RTE_PTYPE_TUNNEL_IP |
588 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
589 RTE_PTYPE_INNER_L4_UDP,
591 [106] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
592 RTE_PTYPE_TUNNEL_IP |
593 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
594 RTE_PTYPE_INNER_L4_TCP,
595 [107] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
596 RTE_PTYPE_TUNNEL_IP |
597 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
598 RTE_PTYPE_INNER_L4_SCTP,
599 [108] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
600 RTE_PTYPE_TUNNEL_IP |
601 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
602 RTE_PTYPE_INNER_L4_ICMP,
604 /* IPv6 --> GRE/Teredo/VXLAN */
605 [109] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
606 RTE_PTYPE_TUNNEL_GRENAT,
608 /* IPv6 --> GRE/Teredo/VXLAN --> IPv4 */
609 [110] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
610 RTE_PTYPE_TUNNEL_GRENAT |
611 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
612 RTE_PTYPE_INNER_L4_FRAG,
613 [111] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
614 RTE_PTYPE_TUNNEL_GRENAT |
615 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
616 RTE_PTYPE_INNER_L4_NONFRAG,
617 [112] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
618 RTE_PTYPE_TUNNEL_GRENAT |
619 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
620 RTE_PTYPE_INNER_L4_UDP,
622 [114] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
623 RTE_PTYPE_TUNNEL_GRENAT |
624 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
625 RTE_PTYPE_INNER_L4_TCP,
626 [115] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
627 RTE_PTYPE_TUNNEL_GRENAT |
628 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
629 RTE_PTYPE_INNER_L4_SCTP,
630 [116] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
631 RTE_PTYPE_TUNNEL_GRENAT |
632 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
633 RTE_PTYPE_INNER_L4_ICMP,
635 /* IPv6 --> GRE/Teredo/VXLAN --> IPv6 */
636 [117] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
637 RTE_PTYPE_TUNNEL_GRENAT |
638 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
639 RTE_PTYPE_INNER_L4_FRAG,
640 [118] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
641 RTE_PTYPE_TUNNEL_GRENAT |
642 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
643 RTE_PTYPE_INNER_L4_NONFRAG,
644 [119] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
645 RTE_PTYPE_TUNNEL_GRENAT |
646 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
647 RTE_PTYPE_INNER_L4_UDP,
649 [121] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
650 RTE_PTYPE_TUNNEL_GRENAT |
651 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
652 RTE_PTYPE_INNER_L4_TCP,
653 [122] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
654 RTE_PTYPE_TUNNEL_GRENAT |
655 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
656 RTE_PTYPE_INNER_L4_SCTP,
657 [123] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
658 RTE_PTYPE_TUNNEL_GRENAT |
659 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
660 RTE_PTYPE_INNER_L4_ICMP,
662 /* IPv6 --> GRE/Teredo/VXLAN --> MAC */
663 [124] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
664 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
666 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
667 [125] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
668 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
669 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
670 RTE_PTYPE_INNER_L4_FRAG,
671 [126] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
672 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
673 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
674 RTE_PTYPE_INNER_L4_NONFRAG,
675 [127] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
676 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
677 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
678 RTE_PTYPE_INNER_L4_UDP,
680 [129] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
681 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
682 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
683 RTE_PTYPE_INNER_L4_TCP,
684 [130] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
685 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
686 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
687 RTE_PTYPE_INNER_L4_SCTP,
688 [131] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
689 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
690 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
691 RTE_PTYPE_INNER_L4_ICMP,
693 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
694 [132] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
695 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
696 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
697 RTE_PTYPE_INNER_L4_FRAG,
698 [133] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
699 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
700 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
701 RTE_PTYPE_INNER_L4_NONFRAG,
702 [134] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
703 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
704 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
705 RTE_PTYPE_INNER_L4_UDP,
707 [136] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
708 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
709 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
710 RTE_PTYPE_INNER_L4_TCP,
711 [137] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
712 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
713 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
714 RTE_PTYPE_INNER_L4_SCTP,
715 [138] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
716 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
717 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
718 RTE_PTYPE_INNER_L4_ICMP,
720 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN */
721 [139] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
722 RTE_PTYPE_TUNNEL_GRENAT |
723 RTE_PTYPE_INNER_L2_ETHER_VLAN,
725 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
726 [140] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
727 RTE_PTYPE_TUNNEL_GRENAT |
728 RTE_PTYPE_INNER_L2_ETHER_VLAN |
729 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
730 RTE_PTYPE_INNER_L4_FRAG,
731 [141] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
732 RTE_PTYPE_TUNNEL_GRENAT |
733 RTE_PTYPE_INNER_L2_ETHER_VLAN |
734 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
735 RTE_PTYPE_INNER_L4_NONFRAG,
736 [142] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
737 RTE_PTYPE_TUNNEL_GRENAT |
738 RTE_PTYPE_INNER_L2_ETHER_VLAN |
739 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
740 RTE_PTYPE_INNER_L4_UDP,
742 [144] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
743 RTE_PTYPE_TUNNEL_GRENAT |
744 RTE_PTYPE_INNER_L2_ETHER_VLAN |
745 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
746 RTE_PTYPE_INNER_L4_TCP,
747 [145] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
748 RTE_PTYPE_TUNNEL_GRENAT |
749 RTE_PTYPE_INNER_L2_ETHER_VLAN |
750 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
751 RTE_PTYPE_INNER_L4_SCTP,
752 [146] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
753 RTE_PTYPE_TUNNEL_GRENAT |
754 RTE_PTYPE_INNER_L2_ETHER_VLAN |
755 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
756 RTE_PTYPE_INNER_L4_ICMP,
758 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
759 [147] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
760 RTE_PTYPE_TUNNEL_GRENAT |
761 RTE_PTYPE_INNER_L2_ETHER_VLAN |
762 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
763 RTE_PTYPE_INNER_L4_FRAG,
764 [148] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
765 RTE_PTYPE_TUNNEL_GRENAT |
766 RTE_PTYPE_INNER_L2_ETHER_VLAN |
767 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
768 RTE_PTYPE_INNER_L4_NONFRAG,
769 [149] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
770 RTE_PTYPE_TUNNEL_GRENAT |
771 RTE_PTYPE_INNER_L2_ETHER_VLAN |
772 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
773 RTE_PTYPE_INNER_L4_UDP,
775 [151] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
776 RTE_PTYPE_TUNNEL_GRENAT |
777 RTE_PTYPE_INNER_L2_ETHER_VLAN |
778 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
779 RTE_PTYPE_INNER_L4_TCP,
780 [152] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
781 RTE_PTYPE_TUNNEL_GRENAT |
782 RTE_PTYPE_INNER_L2_ETHER_VLAN |
783 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
784 RTE_PTYPE_INNER_L4_SCTP,
785 [153] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
786 RTE_PTYPE_TUNNEL_GRENAT |
787 RTE_PTYPE_INNER_L2_ETHER_VLAN |
788 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
789 RTE_PTYPE_INNER_L4_ICMP,
791 /* L2 NSH packet type */
792 [154] = RTE_PTYPE_L2_ETHER_NSH,
793 [155] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
795 [156] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
796 RTE_PTYPE_L4_NONFRAG,
797 [157] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
799 [158] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
801 [159] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
803 [160] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
805 [161] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
807 [162] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
808 RTE_PTYPE_L4_NONFRAG,
809 [163] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
811 [164] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
813 [165] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
815 [166] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
818 /* All others reserved */
821 return type_table[ptype];
824 #endif /* _I40E_RXTX_H_ */