4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 * 32 bits tx flags, high 16 bits for L2TAG1 (VLAN),
39 * low 16 bits for others.
41 #define I40E_TX_FLAG_L2TAG1_SHIFT 16
42 #define I40E_TX_FLAG_L2TAG1_MASK 0xffff0000
43 #define I40E_TX_FLAG_CSUM ((uint32_t)(1 << 0))
44 #define I40E_TX_FLAG_INSERT_VLAN ((uint32_t)(1 << 1))
45 #define I40E_TX_FLAG_TSYN ((uint32_t)(1 << 2))
47 #define RTE_PMD_I40E_RX_MAX_BURST 32
48 #define RTE_PMD_I40E_TX_MAX_BURST 32
50 #define RTE_I40E_VPMD_RX_BURST 32
51 #define RTE_I40E_VPMD_TX_BURST 32
52 #define RTE_I40E_RXQ_REARM_THRESH 32
53 #define RTE_I40E_MAX_RX_BURST RTE_I40E_RXQ_REARM_THRESH
54 #define RTE_I40E_TX_MAX_FREE_BUF_SZ 64
55 #define RTE_I40E_DESCS_PER_LOOP 4
57 #define I40E_RXBUF_SZ_1024 1024
58 #define I40E_RXBUF_SZ_2048 2048
60 /* In none-PXE mode QLEN must be whole number of 32 descriptors. */
61 #define I40E_ALIGN_RING_DESC 32
63 #define I40E_MIN_RING_DESC 64
64 #define I40E_MAX_RING_DESC 4096
66 #define I40E_MIN_TSO_MSS 256
67 #define I40E_MAX_TSO_MSS 9674
69 #define I40E_TX_MAX_SEG UINT8_MAX
70 #define I40E_TX_MAX_MTU_SEG 8
73 #define container_of(ptr, type, member) ({ \
74 typeof(((type *)0)->member)(*__mptr) = (ptr); \
75 (type *)((char *)__mptr - offsetof(type, member)); })
77 #define I40E_TD_CMD (I40E_TX_DESC_CMD_ICRC |\
80 enum i40e_header_split_mode {
81 i40e_header_split_none = 0,
82 i40e_header_split_enabled = 1,
83 i40e_header_split_always = 2,
84 i40e_header_split_reserved
87 #define I40E_HEADER_SPLIT_NONE ((uint8_t)0)
88 #define I40E_HEADER_SPLIT_L2 ((uint8_t)(1 << 0))
89 #define I40E_HEADER_SPLIT_IP ((uint8_t)(1 << 1))
90 #define I40E_HEADER_SPLIT_UDP_TCP ((uint8_t)(1 << 2))
91 #define I40E_HEADER_SPLIT_SCTP ((uint8_t)(1 << 3))
92 #define I40E_HEADER_SPLIT_ALL (I40E_HEADER_SPLIT_L2 | \
93 I40E_HEADER_SPLIT_IP | \
94 I40E_HEADER_SPLIT_UDP_TCP | \
95 I40E_HEADER_SPLIT_SCTP)
97 /* HW desc structure, both 16-byte and 32-byte types are supported */
98 #ifdef RTE_LIBRTE_I40E_16BYTE_RX_DESC
99 #define i40e_rx_desc i40e_16byte_rx_desc
101 #define i40e_rx_desc i40e_32byte_rx_desc
104 struct i40e_rx_entry {
105 struct rte_mbuf *mbuf;
109 * Structure associated with each RX queue.
111 struct i40e_rx_queue {
112 struct rte_mempool *mp; /**< mbuf pool to populate RX ring */
113 volatile union i40e_rx_desc *rx_ring;/**< RX ring virtual address */
114 uint64_t rx_ring_phys_addr; /**< RX ring DMA address */
115 struct i40e_rx_entry *sw_ring; /**< address of RX soft ring */
116 uint16_t nb_rx_desc; /**< number of RX descriptors */
117 uint16_t rx_free_thresh; /**< max free RX desc to hold */
118 uint16_t rx_tail; /**< current value of tail */
119 uint16_t nb_rx_hold; /**< number of held free RX desc */
120 struct rte_mbuf *pkt_first_seg; /**< first segment of current packet */
121 struct rte_mbuf *pkt_last_seg; /**< last segment of current packet */
122 #ifdef RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC
123 uint16_t rx_nb_avail; /**< number of staged packets ready */
124 uint16_t rx_next_avail; /**< index of next staged packets */
125 uint16_t rx_free_trigger; /**< triggers rx buffer allocation */
126 struct rte_mbuf fake_mbuf; /**< dummy mbuf */
127 struct rte_mbuf *rx_stage[RTE_PMD_I40E_RX_MAX_BURST * 2];
130 uint16_t rxrearm_nb; /**< number of remaining to be re-armed */
131 uint16_t rxrearm_start; /**< the idx we start the re-arming from */
132 uint64_t mbuf_initializer; /**< value to init mbufs */
134 uint8_t port_id; /**< device port ID */
135 uint8_t crc_len; /**< 0 if CRC stripped, 4 otherwise */
136 uint16_t queue_id; /**< RX queue index */
137 uint16_t reg_idx; /**< RX queue register index */
138 uint8_t drop_en; /**< if not 0, set register bit */
139 volatile uint8_t *qrx_tail; /**< register address of tail */
140 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
141 uint16_t rx_buf_len; /* The packet buffer size */
142 uint16_t rx_hdr_len; /* The header buffer size */
143 uint16_t max_pkt_len; /* Maximum packet length */
144 uint8_t hs_mode; /* Header Split mode */
145 bool q_set; /**< indicate if rx queue has been configured */
146 bool rx_deferred_start; /**< don't start this queue in dev start */
147 uint16_t rx_using_sse; /**<flag indicate the usage of vPMD for rx */
148 uint8_t dcb_tc; /**< Traffic class of rx queue */
151 struct i40e_tx_entry {
152 struct rte_mbuf *mbuf;
158 * Structure associated with each TX queue.
160 struct i40e_tx_queue {
161 uint16_t nb_tx_desc; /**< number of TX descriptors */
162 uint64_t tx_ring_phys_addr; /**< TX ring DMA address */
163 volatile struct i40e_tx_desc *tx_ring; /**< TX ring virtual address */
164 struct i40e_tx_entry *sw_ring; /**< virtual address of SW ring */
165 uint16_t tx_tail; /**< current value of tail register */
166 volatile uint8_t *qtx_tail; /**< register address of tail */
167 uint16_t nb_tx_used; /**< number of TX desc used since RS bit set */
168 /**< index to last TX descriptor to have been cleaned */
169 uint16_t last_desc_cleaned;
170 /**< Total number of TX descriptors ready to be allocated. */
172 /**< Start freeing TX buffers if there are less free descriptors than
174 uint16_t tx_free_thresh;
175 /** Number of TX descriptors to use before RS bit is set. */
176 uint16_t tx_rs_thresh;
177 uint8_t pthresh; /**< Prefetch threshold register. */
178 uint8_t hthresh; /**< Host threshold register. */
179 uint8_t wthresh; /**< Write-back threshold reg. */
180 uint8_t port_id; /**< Device port identifier. */
181 uint16_t queue_id; /**< TX queue index. */
184 struct i40e_vsi *vsi; /**< the VSI this queue belongs to */
187 bool q_set; /**< indicate if tx queue has been configured */
188 bool tx_deferred_start; /**< don't start this queue in dev start */
189 uint8_t dcb_tc; /**< Traffic class of tx queue */
192 /** Offload features */
193 union i40e_tx_offload {
196 uint64_t l2_len:7; /**< L2 (MAC) Header Length. */
197 uint64_t l3_len:9; /**< L3 (IP) Header Length. */
198 uint64_t l4_len:8; /**< L4 Header Length. */
199 uint64_t tso_segsz:16; /**< TCP TSO segment size */
200 uint64_t outer_l2_len:8; /**< outer L2 Header Length */
201 uint64_t outer_l3_len:16; /**< outer L3 Header Length */
205 int i40e_dev_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id);
206 int i40e_dev_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id);
207 int i40e_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id);
208 int i40e_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id);
209 const uint32_t *i40e_dev_supported_ptypes_get(struct rte_eth_dev *dev);
210 int i40e_dev_rx_queue_setup(struct rte_eth_dev *dev,
213 unsigned int socket_id,
214 const struct rte_eth_rxconf *rx_conf,
215 struct rte_mempool *mp);
216 int i40e_dev_tx_queue_setup(struct rte_eth_dev *dev,
219 unsigned int socket_id,
220 const struct rte_eth_txconf *tx_conf);
221 void i40e_dev_rx_queue_release(void *rxq);
222 void i40e_dev_tx_queue_release(void *txq);
223 uint16_t i40e_recv_pkts(void *rx_queue,
224 struct rte_mbuf **rx_pkts,
226 uint16_t i40e_recv_scattered_pkts(void *rx_queue,
227 struct rte_mbuf **rx_pkts,
229 uint16_t i40e_xmit_pkts(void *tx_queue,
230 struct rte_mbuf **tx_pkts,
232 uint16_t i40e_prep_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,
234 int i40e_tx_queue_init(struct i40e_tx_queue *txq);
235 int i40e_rx_queue_init(struct i40e_rx_queue *rxq);
236 void i40e_free_tx_resources(struct i40e_tx_queue *txq);
237 void i40e_free_rx_resources(struct i40e_rx_queue *rxq);
238 void i40e_dev_clear_queues(struct rte_eth_dev *dev);
239 void i40e_dev_free_queues(struct rte_eth_dev *dev);
240 void i40e_reset_rx_queue(struct i40e_rx_queue *rxq);
241 void i40e_reset_tx_queue(struct i40e_tx_queue *txq);
242 void i40e_tx_queue_release_mbufs(struct i40e_tx_queue *txq);
243 int i40e_alloc_rx_queue_mbufs(struct i40e_rx_queue *rxq);
244 void i40e_rx_queue_release_mbufs(struct i40e_rx_queue *rxq);
246 uint32_t i40e_dev_rx_queue_count(struct rte_eth_dev *dev,
247 uint16_t rx_queue_id);
248 int i40e_dev_rx_descriptor_done(void *rx_queue, uint16_t offset);
249 int i40e_dev_rx_descriptor_status(void *rx_queue, uint16_t offset);
250 int i40e_dev_tx_descriptor_status(void *tx_queue, uint16_t offset);
252 uint16_t i40e_recv_pkts_vec(void *rx_queue, struct rte_mbuf **rx_pkts,
254 uint16_t i40e_recv_scattered_pkts_vec(void *rx_queue,
255 struct rte_mbuf **rx_pkts,
257 int i40e_rx_vec_dev_conf_condition_check(struct rte_eth_dev *dev);
258 int i40e_rxq_vec_setup(struct i40e_rx_queue *rxq);
259 int i40e_txq_vec_setup(struct i40e_tx_queue *txq);
260 void i40e_rx_queue_release_mbufs_vec(struct i40e_rx_queue *rxq);
261 uint16_t i40e_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts,
263 void i40e_set_rx_function(struct rte_eth_dev *dev);
264 void i40e_set_tx_function_flag(struct rte_eth_dev *dev,
265 struct i40e_tx_queue *txq);
266 void i40e_set_tx_function(struct rte_eth_dev *dev);
268 /* For each value it means, datasheet of hardware can tell more details
270 * @note: fix i40e_dev_supported_ptypes_get() if any change here.
272 static inline uint32_t
273 i40e_rxd_pkt_type_mapping(uint8_t ptype)
275 static const uint32_t type_table[UINT8_MAX + 1] __rte_cache_aligned = {
278 [1] = RTE_PTYPE_L2_ETHER,
279 [2] = RTE_PTYPE_L2_ETHER_TIMESYNC,
280 /* [3] - [5] reserved */
281 [6] = RTE_PTYPE_L2_ETHER_LLDP,
282 /* [7] - [10] reserved */
283 [11] = RTE_PTYPE_L2_ETHER_ARP,
284 /* [12] - [21] reserved */
286 /* Non tunneled IPv4 */
287 [22] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
289 [23] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
290 RTE_PTYPE_L4_NONFRAG,
291 [24] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
294 [26] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
296 [27] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
298 [28] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
302 [29] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
303 RTE_PTYPE_TUNNEL_IP |
304 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
305 RTE_PTYPE_INNER_L4_FRAG,
306 [30] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
307 RTE_PTYPE_TUNNEL_IP |
308 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
309 RTE_PTYPE_INNER_L4_NONFRAG,
310 [31] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
311 RTE_PTYPE_TUNNEL_IP |
312 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
313 RTE_PTYPE_INNER_L4_UDP,
315 [33] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
316 RTE_PTYPE_TUNNEL_IP |
317 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
318 RTE_PTYPE_INNER_L4_TCP,
319 [34] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
320 RTE_PTYPE_TUNNEL_IP |
321 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
322 RTE_PTYPE_INNER_L4_SCTP,
323 [35] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
324 RTE_PTYPE_TUNNEL_IP |
325 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
326 RTE_PTYPE_INNER_L4_ICMP,
329 [36] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
330 RTE_PTYPE_TUNNEL_IP |
331 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
332 RTE_PTYPE_INNER_L4_FRAG,
333 [37] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
334 RTE_PTYPE_TUNNEL_IP |
335 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
336 RTE_PTYPE_INNER_L4_NONFRAG,
337 [38] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
338 RTE_PTYPE_TUNNEL_IP |
339 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
340 RTE_PTYPE_INNER_L4_UDP,
342 [40] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
343 RTE_PTYPE_TUNNEL_IP |
344 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
345 RTE_PTYPE_INNER_L4_TCP,
346 [41] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
347 RTE_PTYPE_TUNNEL_IP |
348 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
349 RTE_PTYPE_INNER_L4_SCTP,
350 [42] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
351 RTE_PTYPE_TUNNEL_IP |
352 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
353 RTE_PTYPE_INNER_L4_ICMP,
355 /* IPv4 --> GRE/Teredo/VXLAN */
356 [43] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
357 RTE_PTYPE_TUNNEL_GRENAT,
359 /* IPv4 --> GRE/Teredo/VXLAN --> IPv4 */
360 [44] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
361 RTE_PTYPE_TUNNEL_GRENAT |
362 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
363 RTE_PTYPE_INNER_L4_FRAG,
364 [45] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
365 RTE_PTYPE_TUNNEL_GRENAT |
366 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
367 RTE_PTYPE_INNER_L4_NONFRAG,
368 [46] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
369 RTE_PTYPE_TUNNEL_GRENAT |
370 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
371 RTE_PTYPE_INNER_L4_UDP,
373 [48] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
374 RTE_PTYPE_TUNNEL_GRENAT |
375 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
376 RTE_PTYPE_INNER_L4_TCP,
377 [49] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
378 RTE_PTYPE_TUNNEL_GRENAT |
379 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
380 RTE_PTYPE_INNER_L4_SCTP,
381 [50] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
382 RTE_PTYPE_TUNNEL_GRENAT |
383 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
384 RTE_PTYPE_INNER_L4_ICMP,
386 /* IPv4 --> GRE/Teredo/VXLAN --> IPv6 */
387 [51] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
388 RTE_PTYPE_TUNNEL_GRENAT |
389 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
390 RTE_PTYPE_INNER_L4_FRAG,
391 [52] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
392 RTE_PTYPE_TUNNEL_GRENAT |
393 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
394 RTE_PTYPE_INNER_L4_NONFRAG,
395 [53] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
396 RTE_PTYPE_TUNNEL_GRENAT |
397 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
398 RTE_PTYPE_INNER_L4_UDP,
400 [55] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
401 RTE_PTYPE_TUNNEL_GRENAT |
402 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
403 RTE_PTYPE_INNER_L4_TCP,
404 [56] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
405 RTE_PTYPE_TUNNEL_GRENAT |
406 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
407 RTE_PTYPE_INNER_L4_SCTP,
408 [57] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
409 RTE_PTYPE_TUNNEL_GRENAT |
410 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
411 RTE_PTYPE_INNER_L4_ICMP,
413 /* IPv4 --> GRE/Teredo/VXLAN --> MAC */
414 [58] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
415 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
417 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
418 [59] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
419 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
420 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
421 RTE_PTYPE_INNER_L4_FRAG,
422 [60] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
423 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
424 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
425 RTE_PTYPE_INNER_L4_NONFRAG,
426 [61] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
427 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
428 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
429 RTE_PTYPE_INNER_L4_UDP,
431 [63] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
432 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
433 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
434 RTE_PTYPE_INNER_L4_TCP,
435 [64] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
436 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
437 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
438 RTE_PTYPE_INNER_L4_SCTP,
439 [65] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
440 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
441 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
442 RTE_PTYPE_INNER_L4_ICMP,
444 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
445 [66] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
446 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
447 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
448 RTE_PTYPE_INNER_L4_FRAG,
449 [67] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
450 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
451 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
452 RTE_PTYPE_INNER_L4_NONFRAG,
453 [68] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
454 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
455 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
456 RTE_PTYPE_INNER_L4_UDP,
458 [70] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
459 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
460 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
461 RTE_PTYPE_INNER_L4_TCP,
462 [71] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
463 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
464 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
465 RTE_PTYPE_INNER_L4_SCTP,
466 [72] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
467 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
468 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
469 RTE_PTYPE_INNER_L4_ICMP,
471 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN */
472 [73] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
473 RTE_PTYPE_TUNNEL_GRENAT |
474 RTE_PTYPE_INNER_L2_ETHER_VLAN,
476 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
477 [74] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
478 RTE_PTYPE_TUNNEL_GRENAT |
479 RTE_PTYPE_INNER_L2_ETHER_VLAN |
480 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
481 RTE_PTYPE_INNER_L4_FRAG,
482 [75] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
483 RTE_PTYPE_TUNNEL_GRENAT |
484 RTE_PTYPE_INNER_L2_ETHER_VLAN |
485 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
486 RTE_PTYPE_INNER_L4_NONFRAG,
487 [76] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
488 RTE_PTYPE_TUNNEL_GRENAT |
489 RTE_PTYPE_INNER_L2_ETHER_VLAN |
490 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
491 RTE_PTYPE_INNER_L4_UDP,
493 [78] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
494 RTE_PTYPE_TUNNEL_GRENAT |
495 RTE_PTYPE_INNER_L2_ETHER_VLAN |
496 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
497 RTE_PTYPE_INNER_L4_TCP,
498 [79] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
499 RTE_PTYPE_TUNNEL_GRENAT |
500 RTE_PTYPE_INNER_L2_ETHER_VLAN |
501 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
502 RTE_PTYPE_INNER_L4_SCTP,
503 [80] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
504 RTE_PTYPE_TUNNEL_GRENAT |
505 RTE_PTYPE_INNER_L2_ETHER_VLAN |
506 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
507 RTE_PTYPE_INNER_L4_ICMP,
509 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
510 [81] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
511 RTE_PTYPE_TUNNEL_GRENAT |
512 RTE_PTYPE_INNER_L2_ETHER_VLAN |
513 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
514 RTE_PTYPE_INNER_L4_FRAG,
515 [82] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
516 RTE_PTYPE_TUNNEL_GRENAT |
517 RTE_PTYPE_INNER_L2_ETHER_VLAN |
518 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
519 RTE_PTYPE_INNER_L4_NONFRAG,
520 [83] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
521 RTE_PTYPE_TUNNEL_GRENAT |
522 RTE_PTYPE_INNER_L2_ETHER_VLAN |
523 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
524 RTE_PTYPE_INNER_L4_UDP,
526 [85] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
527 RTE_PTYPE_TUNNEL_GRENAT |
528 RTE_PTYPE_INNER_L2_ETHER_VLAN |
529 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
530 RTE_PTYPE_INNER_L4_TCP,
531 [86] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
532 RTE_PTYPE_TUNNEL_GRENAT |
533 RTE_PTYPE_INNER_L2_ETHER_VLAN |
534 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
535 RTE_PTYPE_INNER_L4_SCTP,
536 [87] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
537 RTE_PTYPE_TUNNEL_GRENAT |
538 RTE_PTYPE_INNER_L2_ETHER_VLAN |
539 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
540 RTE_PTYPE_INNER_L4_ICMP,
542 /* Non tunneled IPv6 */
543 [88] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
545 [89] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
546 RTE_PTYPE_L4_NONFRAG,
547 [90] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
550 [92] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
552 [93] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
554 [94] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
558 [95] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
559 RTE_PTYPE_TUNNEL_IP |
560 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
561 RTE_PTYPE_INNER_L4_FRAG,
562 [96] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
563 RTE_PTYPE_TUNNEL_IP |
564 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
565 RTE_PTYPE_INNER_L4_NONFRAG,
566 [97] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
567 RTE_PTYPE_TUNNEL_IP |
568 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
569 RTE_PTYPE_INNER_L4_UDP,
571 [99] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
572 RTE_PTYPE_TUNNEL_IP |
573 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
574 RTE_PTYPE_INNER_L4_TCP,
575 [100] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
576 RTE_PTYPE_TUNNEL_IP |
577 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
578 RTE_PTYPE_INNER_L4_SCTP,
579 [101] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
580 RTE_PTYPE_TUNNEL_IP |
581 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
582 RTE_PTYPE_INNER_L4_ICMP,
585 [102] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
586 RTE_PTYPE_TUNNEL_IP |
587 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
588 RTE_PTYPE_INNER_L4_FRAG,
589 [103] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
590 RTE_PTYPE_TUNNEL_IP |
591 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
592 RTE_PTYPE_INNER_L4_NONFRAG,
593 [104] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
594 RTE_PTYPE_TUNNEL_IP |
595 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
596 RTE_PTYPE_INNER_L4_UDP,
598 [106] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
599 RTE_PTYPE_TUNNEL_IP |
600 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
601 RTE_PTYPE_INNER_L4_TCP,
602 [107] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
603 RTE_PTYPE_TUNNEL_IP |
604 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
605 RTE_PTYPE_INNER_L4_SCTP,
606 [108] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
607 RTE_PTYPE_TUNNEL_IP |
608 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
609 RTE_PTYPE_INNER_L4_ICMP,
611 /* IPv6 --> GRE/Teredo/VXLAN */
612 [109] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
613 RTE_PTYPE_TUNNEL_GRENAT,
615 /* IPv6 --> GRE/Teredo/VXLAN --> IPv4 */
616 [110] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
617 RTE_PTYPE_TUNNEL_GRENAT |
618 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
619 RTE_PTYPE_INNER_L4_FRAG,
620 [111] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
621 RTE_PTYPE_TUNNEL_GRENAT |
622 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
623 RTE_PTYPE_INNER_L4_NONFRAG,
624 [112] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
625 RTE_PTYPE_TUNNEL_GRENAT |
626 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
627 RTE_PTYPE_INNER_L4_UDP,
629 [114] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
630 RTE_PTYPE_TUNNEL_GRENAT |
631 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
632 RTE_PTYPE_INNER_L4_TCP,
633 [115] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
634 RTE_PTYPE_TUNNEL_GRENAT |
635 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
636 RTE_PTYPE_INNER_L4_SCTP,
637 [116] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
638 RTE_PTYPE_TUNNEL_GRENAT |
639 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
640 RTE_PTYPE_INNER_L4_ICMP,
642 /* IPv6 --> GRE/Teredo/VXLAN --> IPv6 */
643 [117] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
644 RTE_PTYPE_TUNNEL_GRENAT |
645 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
646 RTE_PTYPE_INNER_L4_FRAG,
647 [118] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
648 RTE_PTYPE_TUNNEL_GRENAT |
649 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
650 RTE_PTYPE_INNER_L4_NONFRAG,
651 [119] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
652 RTE_PTYPE_TUNNEL_GRENAT |
653 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
654 RTE_PTYPE_INNER_L4_UDP,
656 [121] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
657 RTE_PTYPE_TUNNEL_GRENAT |
658 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
659 RTE_PTYPE_INNER_L4_TCP,
660 [122] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
661 RTE_PTYPE_TUNNEL_GRENAT |
662 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
663 RTE_PTYPE_INNER_L4_SCTP,
664 [123] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
665 RTE_PTYPE_TUNNEL_GRENAT |
666 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
667 RTE_PTYPE_INNER_L4_ICMP,
669 /* IPv6 --> GRE/Teredo/VXLAN --> MAC */
670 [124] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
671 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
673 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
674 [125] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
675 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
676 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
677 RTE_PTYPE_INNER_L4_FRAG,
678 [126] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
679 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
680 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
681 RTE_PTYPE_INNER_L4_NONFRAG,
682 [127] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
683 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
684 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
685 RTE_PTYPE_INNER_L4_UDP,
687 [129] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
688 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
689 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
690 RTE_PTYPE_INNER_L4_TCP,
691 [130] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
692 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
693 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
694 RTE_PTYPE_INNER_L4_SCTP,
695 [131] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
696 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
697 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
698 RTE_PTYPE_INNER_L4_ICMP,
700 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
701 [132] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
702 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
703 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
704 RTE_PTYPE_INNER_L4_FRAG,
705 [133] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
706 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
707 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
708 RTE_PTYPE_INNER_L4_NONFRAG,
709 [134] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
710 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
711 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
712 RTE_PTYPE_INNER_L4_UDP,
714 [136] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
715 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
716 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
717 RTE_PTYPE_INNER_L4_TCP,
718 [137] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
719 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
720 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
721 RTE_PTYPE_INNER_L4_SCTP,
722 [138] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
723 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
724 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
725 RTE_PTYPE_INNER_L4_ICMP,
727 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN */
728 [139] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
729 RTE_PTYPE_TUNNEL_GRENAT |
730 RTE_PTYPE_INNER_L2_ETHER_VLAN,
732 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
733 [140] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
734 RTE_PTYPE_TUNNEL_GRENAT |
735 RTE_PTYPE_INNER_L2_ETHER_VLAN |
736 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
737 RTE_PTYPE_INNER_L4_FRAG,
738 [141] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
739 RTE_PTYPE_TUNNEL_GRENAT |
740 RTE_PTYPE_INNER_L2_ETHER_VLAN |
741 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
742 RTE_PTYPE_INNER_L4_NONFRAG,
743 [142] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
744 RTE_PTYPE_TUNNEL_GRENAT |
745 RTE_PTYPE_INNER_L2_ETHER_VLAN |
746 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
747 RTE_PTYPE_INNER_L4_UDP,
749 [144] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
750 RTE_PTYPE_TUNNEL_GRENAT |
751 RTE_PTYPE_INNER_L2_ETHER_VLAN |
752 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
753 RTE_PTYPE_INNER_L4_TCP,
754 [145] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
755 RTE_PTYPE_TUNNEL_GRENAT |
756 RTE_PTYPE_INNER_L2_ETHER_VLAN |
757 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
758 RTE_PTYPE_INNER_L4_SCTP,
759 [146] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
760 RTE_PTYPE_TUNNEL_GRENAT |
761 RTE_PTYPE_INNER_L2_ETHER_VLAN |
762 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
763 RTE_PTYPE_INNER_L4_ICMP,
765 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
766 [147] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
767 RTE_PTYPE_TUNNEL_GRENAT |
768 RTE_PTYPE_INNER_L2_ETHER_VLAN |
769 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
770 RTE_PTYPE_INNER_L4_FRAG,
771 [148] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
772 RTE_PTYPE_TUNNEL_GRENAT |
773 RTE_PTYPE_INNER_L2_ETHER_VLAN |
774 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
775 RTE_PTYPE_INNER_L4_NONFRAG,
776 [149] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
777 RTE_PTYPE_TUNNEL_GRENAT |
778 RTE_PTYPE_INNER_L2_ETHER_VLAN |
779 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
780 RTE_PTYPE_INNER_L4_UDP,
782 [151] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
783 RTE_PTYPE_TUNNEL_GRENAT |
784 RTE_PTYPE_INNER_L2_ETHER_VLAN |
785 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
786 RTE_PTYPE_INNER_L4_TCP,
787 [152] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
788 RTE_PTYPE_TUNNEL_GRENAT |
789 RTE_PTYPE_INNER_L2_ETHER_VLAN |
790 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
791 RTE_PTYPE_INNER_L4_SCTP,
792 [153] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
793 RTE_PTYPE_TUNNEL_GRENAT |
794 RTE_PTYPE_INNER_L2_ETHER_VLAN |
795 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
796 RTE_PTYPE_INNER_L4_ICMP,
798 /* L2 NSH packet type */
799 [154] = RTE_PTYPE_L2_ETHER_NSH,
800 [155] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
802 [156] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
803 RTE_PTYPE_L4_NONFRAG,
804 [157] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
806 [158] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
808 [159] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
810 [160] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
812 [161] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
814 [162] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
815 RTE_PTYPE_L4_NONFRAG,
816 [163] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
818 [164] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
820 [165] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
822 [166] = RTE_PTYPE_L2_ETHER_NSH | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
825 /* All others reserved */
828 return type_table[ptype];
831 #endif /* _I40E_RXTX_H_ */