1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2018 Intel Corporation
5 #include <rte_ethdev_driver.h>
10 #define ICE_TX_CKSUM_OFFLOAD_MASK ( \
14 PKT_TX_OUTER_IP_CKSUM)
16 #define ICE_RX_ERR_BITS 0x3f
18 static enum ice_status
19 ice_program_hw_rx_queue(struct ice_rx_queue *rxq)
21 struct ice_vsi *vsi = rxq->vsi;
22 struct ice_hw *hw = ICE_VSI_TO_HW(vsi);
23 struct rte_eth_dev *dev = ICE_VSI_TO_ETH_DEV(rxq->vsi);
24 struct ice_rlan_ctx rx_ctx;
26 uint16_t buf_size, len;
27 struct rte_eth_rxmode *rxmode = &dev->data->dev_conf.rxmode;
31 * The kernel driver uses flex descriptor. It sets the register
32 * to flex descriptor mode.
33 * DPDK uses legacy descriptor. It should set the register back
34 * to the default value, then uses legacy descriptor mode.
36 regval = (0x01 << QRXFLXP_CNTXT_RXDID_PRIO_S) &
37 QRXFLXP_CNTXT_RXDID_PRIO_M;
38 ICE_WRITE_REG(hw, QRXFLXP_CNTXT(rxq->reg_idx), regval);
40 /* Set buffer size as the head split is disabled. */
41 buf_size = (uint16_t)(rte_pktmbuf_data_room_size(rxq->mp) -
42 RTE_PKTMBUF_HEADROOM);
44 rxq->rx_buf_len = RTE_ALIGN(buf_size, (1 << ICE_RLAN_CTX_DBUF_S));
45 len = ICE_SUPPORT_CHAIN_NUM * rxq->rx_buf_len;
46 rxq->max_pkt_len = RTE_MIN(len,
47 dev->data->dev_conf.rxmode.max_rx_pkt_len);
49 if (rxmode->offloads & DEV_RX_OFFLOAD_JUMBO_FRAME) {
50 if (rxq->max_pkt_len <= ETHER_MAX_LEN ||
51 rxq->max_pkt_len > ICE_FRAME_SIZE_MAX) {
52 PMD_DRV_LOG(ERR, "maximum packet length must "
53 "be larger than %u and smaller than %u,"
54 "as jumbo frame is enabled",
55 (uint32_t)ETHER_MAX_LEN,
56 (uint32_t)ICE_FRAME_SIZE_MAX);
60 if (rxq->max_pkt_len < ETHER_MIN_LEN ||
61 rxq->max_pkt_len > ETHER_MAX_LEN) {
62 PMD_DRV_LOG(ERR, "maximum packet length must be "
63 "larger than %u and smaller than %u, "
64 "as jumbo frame is disabled",
65 (uint32_t)ETHER_MIN_LEN,
66 (uint32_t)ETHER_MAX_LEN);
71 memset(&rx_ctx, 0, sizeof(rx_ctx));
73 rx_ctx.base = rxq->rx_ring_phys_addr / ICE_QUEUE_BASE_ADDR_UNIT;
74 rx_ctx.qlen = rxq->nb_rx_desc;
75 rx_ctx.dbuf = rxq->rx_buf_len >> ICE_RLAN_CTX_DBUF_S;
76 rx_ctx.hbuf = rxq->rx_hdr_len >> ICE_RLAN_CTX_HBUF_S;
77 rx_ctx.dtype = 0; /* No Header Split mode */
78 #ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC
79 rx_ctx.dsize = 1; /* 32B descriptors */
81 rx_ctx.rxmax = rxq->max_pkt_len;
82 /* TPH: Transaction Layer Packet (TLP) processing hints */
83 rx_ctx.tphrdesc_ena = 1;
84 rx_ctx.tphwdesc_ena = 1;
85 rx_ctx.tphdata_ena = 1;
86 rx_ctx.tphhead_ena = 1;
87 /* Low Receive Queue Threshold defined in 64 descriptors units.
88 * When the number of free descriptors goes below the lrxqthresh,
89 * an immediate interrupt is triggered.
91 rx_ctx.lrxqthresh = 2;
92 /*default use 32 byte descriptor, vlan tag extract to L2TAG2(1st)*/
95 rx_ctx.crcstrip = (rxq->crc_len == 0) ? 1 : 0;
97 err = ice_clear_rxq_ctx(hw, rxq->reg_idx);
99 PMD_DRV_LOG(ERR, "Failed to clear Lan Rx queue (%u) context",
103 err = ice_write_rxq_ctx(hw, &rx_ctx, rxq->reg_idx);
105 PMD_DRV_LOG(ERR, "Failed to write Lan Rx queue (%u) context",
110 buf_size = (uint16_t)(rte_pktmbuf_data_room_size(rxq->mp) -
111 RTE_PKTMBUF_HEADROOM);
113 /* Check if scattered RX needs to be used. */
114 if ((rxq->max_pkt_len + 2 * ICE_VLAN_TAG_SIZE) > buf_size)
115 dev->data->scattered_rx = 1;
117 rxq->qrx_tail = hw->hw_addr + QRX_TAIL(rxq->reg_idx);
119 /* Init the Rx tail register*/
120 ICE_PCI_REG_WRITE(rxq->qrx_tail, rxq->nb_rx_desc - 1);
125 /* Allocate mbufs for all descriptors in rx queue */
127 ice_alloc_rx_queue_mbufs(struct ice_rx_queue *rxq)
129 struct ice_rx_entry *rxe = rxq->sw_ring;
133 for (i = 0; i < rxq->nb_rx_desc; i++) {
134 volatile union ice_rx_desc *rxd;
135 struct rte_mbuf *mbuf = rte_mbuf_raw_alloc(rxq->mp);
137 if (unlikely(!mbuf)) {
138 PMD_DRV_LOG(ERR, "Failed to allocate mbuf for RX");
142 rte_mbuf_refcnt_set(mbuf, 1);
144 mbuf->data_off = RTE_PKTMBUF_HEADROOM;
146 mbuf->port = rxq->port_id;
149 rte_cpu_to_le_64(rte_mbuf_data_iova_default(mbuf));
151 rxd = &rxq->rx_ring[i];
152 rxd->read.pkt_addr = dma_addr;
153 rxd->read.hdr_addr = 0;
154 #ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC
164 /* Free all mbufs for descriptors in rx queue */
166 _ice_rx_queue_release_mbufs(struct ice_rx_queue *rxq)
170 if (!rxq || !rxq->sw_ring) {
171 PMD_DRV_LOG(DEBUG, "Pointer to sw_ring is NULL");
175 for (i = 0; i < rxq->nb_rx_desc; i++) {
176 if (rxq->sw_ring[i].mbuf) {
177 rte_pktmbuf_free_seg(rxq->sw_ring[i].mbuf);
178 rxq->sw_ring[i].mbuf = NULL;
181 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
182 if (rxq->rx_nb_avail == 0)
184 for (i = 0; i < rxq->rx_nb_avail; i++) {
185 struct rte_mbuf *mbuf;
187 mbuf = rxq->rx_stage[rxq->rx_next_avail + i];
188 rte_pktmbuf_free_seg(mbuf);
190 rxq->rx_nb_avail = 0;
191 #endif /* RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC */
195 ice_rx_queue_release_mbufs(struct ice_rx_queue *rxq)
197 rxq->rx_rel_mbufs(rxq);
200 /* turn on or off rx queue
201 * @q_idx: queue index in pf scope
202 * @on: turn on or off the queue
205 ice_switch_rx_queue(struct ice_hw *hw, uint16_t q_idx, bool on)
210 /* QRX_CTRL = QRX_ENA */
211 reg = ICE_READ_REG(hw, QRX_CTRL(q_idx));
214 if (reg & QRX_CTRL_QENA_STAT_M)
215 return 0; /* Already on, skip */
216 reg |= QRX_CTRL_QENA_REQ_M;
218 if (!(reg & QRX_CTRL_QENA_STAT_M))
219 return 0; /* Already off, skip */
220 reg &= ~QRX_CTRL_QENA_REQ_M;
223 /* Write the register */
224 ICE_WRITE_REG(hw, QRX_CTRL(q_idx), reg);
225 /* Check the result. It is said that QENA_STAT
226 * follows the QENA_REQ not more than 10 use.
227 * TODO: need to change the wait counter later
229 for (j = 0; j < ICE_CHK_Q_ENA_COUNT; j++) {
230 rte_delay_us(ICE_CHK_Q_ENA_INTERVAL_US);
231 reg = ICE_READ_REG(hw, QRX_CTRL(q_idx));
233 if ((reg & QRX_CTRL_QENA_REQ_M) &&
234 (reg & QRX_CTRL_QENA_STAT_M))
237 if (!(reg & QRX_CTRL_QENA_REQ_M) &&
238 !(reg & QRX_CTRL_QENA_STAT_M))
243 /* Check if it is timeout */
244 if (j >= ICE_CHK_Q_ENA_COUNT) {
245 PMD_DRV_LOG(ERR, "Failed to %s rx queue[%u]",
246 (on ? "enable" : "disable"), q_idx);
254 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
255 ice_check_rx_burst_bulk_alloc_preconditions(struct ice_rx_queue *rxq)
257 ice_check_rx_burst_bulk_alloc_preconditions
258 (__rte_unused struct ice_rx_queue *rxq)
263 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
264 if (!(rxq->rx_free_thresh >= ICE_RX_MAX_BURST)) {
265 PMD_INIT_LOG(DEBUG, "Rx Burst Bulk Alloc Preconditions: "
266 "rxq->rx_free_thresh=%d, "
267 "ICE_RX_MAX_BURST=%d",
268 rxq->rx_free_thresh, ICE_RX_MAX_BURST);
270 } else if (!(rxq->rx_free_thresh < rxq->nb_rx_desc)) {
271 PMD_INIT_LOG(DEBUG, "Rx Burst Bulk Alloc Preconditions: "
272 "rxq->rx_free_thresh=%d, "
273 "rxq->nb_rx_desc=%d",
274 rxq->rx_free_thresh, rxq->nb_rx_desc);
276 } else if (rxq->nb_rx_desc % rxq->rx_free_thresh != 0) {
277 PMD_INIT_LOG(DEBUG, "Rx Burst Bulk Alloc Preconditions: "
278 "rxq->nb_rx_desc=%d, "
279 "rxq->rx_free_thresh=%d",
280 rxq->nb_rx_desc, rxq->rx_free_thresh);
290 /* reset fields in ice_rx_queue back to default */
292 ice_reset_rx_queue(struct ice_rx_queue *rxq)
298 PMD_DRV_LOG(DEBUG, "Pointer to rxq is NULL");
302 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
303 if (ice_check_rx_burst_bulk_alloc_preconditions(rxq) == 0)
304 len = (uint16_t)(rxq->nb_rx_desc + ICE_RX_MAX_BURST);
306 #endif /* RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC */
307 len = rxq->nb_rx_desc;
309 for (i = 0; i < len * sizeof(union ice_rx_desc); i++)
310 ((volatile char *)rxq->rx_ring)[i] = 0;
312 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
313 memset(&rxq->fake_mbuf, 0x0, sizeof(rxq->fake_mbuf));
314 for (i = 0; i < ICE_RX_MAX_BURST; ++i)
315 rxq->sw_ring[rxq->nb_rx_desc + i].mbuf = &rxq->fake_mbuf;
317 rxq->rx_nb_avail = 0;
318 rxq->rx_next_avail = 0;
319 rxq->rx_free_trigger = (uint16_t)(rxq->rx_free_thresh - 1);
320 #endif /* RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC */
324 rxq->pkt_first_seg = NULL;
325 rxq->pkt_last_seg = NULL;
327 rxq->rxrearm_start = 0;
332 ice_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id)
334 struct ice_rx_queue *rxq;
336 struct ice_hw *hw = ICE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
338 PMD_INIT_FUNC_TRACE();
340 if (rx_queue_id >= dev->data->nb_rx_queues) {
341 PMD_DRV_LOG(ERR, "RX queue %u is out of range %u",
342 rx_queue_id, dev->data->nb_rx_queues);
346 rxq = dev->data->rx_queues[rx_queue_id];
347 if (!rxq || !rxq->q_set) {
348 PMD_DRV_LOG(ERR, "RX queue %u not available or setup",
353 err = ice_program_hw_rx_queue(rxq);
355 PMD_DRV_LOG(ERR, "fail to program RX queue %u",
360 err = ice_alloc_rx_queue_mbufs(rxq);
362 PMD_DRV_LOG(ERR, "Failed to allocate RX queue mbuf");
368 /* Init the RX tail register. */
369 ICE_PCI_REG_WRITE(rxq->qrx_tail, rxq->nb_rx_desc - 1);
371 err = ice_switch_rx_queue(hw, rxq->reg_idx, TRUE);
373 PMD_DRV_LOG(ERR, "Failed to switch RX queue %u on",
376 ice_rx_queue_release_mbufs(rxq);
377 ice_reset_rx_queue(rxq);
381 dev->data->rx_queue_state[rx_queue_id] =
382 RTE_ETH_QUEUE_STATE_STARTED;
388 ice_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id)
390 struct ice_rx_queue *rxq;
392 struct ice_hw *hw = ICE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
394 if (rx_queue_id < dev->data->nb_rx_queues) {
395 rxq = dev->data->rx_queues[rx_queue_id];
397 err = ice_switch_rx_queue(hw, rxq->reg_idx, FALSE);
399 PMD_DRV_LOG(ERR, "Failed to switch RX queue %u off",
403 ice_rx_queue_release_mbufs(rxq);
404 ice_reset_rx_queue(rxq);
405 dev->data->rx_queue_state[rx_queue_id] =
406 RTE_ETH_QUEUE_STATE_STOPPED;
413 ice_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id)
415 struct ice_tx_queue *txq;
419 struct ice_aqc_add_tx_qgrp txq_elem;
420 struct ice_tlan_ctx tx_ctx;
422 PMD_INIT_FUNC_TRACE();
424 if (tx_queue_id >= dev->data->nb_tx_queues) {
425 PMD_DRV_LOG(ERR, "TX queue %u is out of range %u",
426 tx_queue_id, dev->data->nb_tx_queues);
430 txq = dev->data->tx_queues[tx_queue_id];
431 if (!txq || !txq->q_set) {
432 PMD_DRV_LOG(ERR, "TX queue %u is not available or setup",
438 hw = ICE_VSI_TO_HW(vsi);
440 memset(&txq_elem, 0, sizeof(txq_elem));
441 memset(&tx_ctx, 0, sizeof(tx_ctx));
442 txq_elem.num_txqs = 1;
443 txq_elem.txqs[0].txq_id = rte_cpu_to_le_16(txq->reg_idx);
445 tx_ctx.base = txq->tx_ring_phys_addr / ICE_QUEUE_BASE_ADDR_UNIT;
446 tx_ctx.qlen = txq->nb_tx_desc;
447 tx_ctx.pf_num = hw->pf_id;
448 tx_ctx.vmvf_type = ICE_TLAN_CTX_VMVF_TYPE_PF;
449 tx_ctx.src_vsi = vsi->vsi_id;
450 tx_ctx.port_num = hw->port_info->lport;
451 tx_ctx.tso_ena = 1; /* tso enable */
452 tx_ctx.tso_qnum = txq->reg_idx; /* index for tso state structure */
453 tx_ctx.legacy_int = 1; /* Legacy or Advanced Host Interface */
455 ice_set_ctx((uint8_t *)&tx_ctx, txq_elem.txqs[0].txq_ctx,
458 txq->qtx_tail = hw->hw_addr + QTX_COMM_DBELL(txq->reg_idx);
460 /* Init the Tx tail register*/
461 ICE_PCI_REG_WRITE(txq->qtx_tail, 0);
463 err = ice_ena_vsi_txq(hw->port_info, vsi->idx, 0, 1, &txq_elem,
464 sizeof(txq_elem), NULL);
466 PMD_DRV_LOG(ERR, "Failed to add lan txq");
469 /* store the schedule node id */
470 txq->q_teid = txq_elem.txqs[0].q_teid;
472 dev->data->tx_queue_state[tx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED;
476 /* Free all mbufs for descriptors in tx queue */
478 _ice_tx_queue_release_mbufs(struct ice_tx_queue *txq)
482 if (!txq || !txq->sw_ring) {
483 PMD_DRV_LOG(DEBUG, "Pointer to txq or sw_ring is NULL");
487 for (i = 0; i < txq->nb_tx_desc; i++) {
488 if (txq->sw_ring[i].mbuf) {
489 rte_pktmbuf_free_seg(txq->sw_ring[i].mbuf);
490 txq->sw_ring[i].mbuf = NULL;
495 ice_tx_queue_release_mbufs(struct ice_tx_queue *txq)
497 txq->tx_rel_mbufs(txq);
501 ice_reset_tx_queue(struct ice_tx_queue *txq)
503 struct ice_tx_entry *txe;
504 uint16_t i, prev, size;
507 PMD_DRV_LOG(DEBUG, "Pointer to txq is NULL");
512 size = sizeof(struct ice_tx_desc) * txq->nb_tx_desc;
513 for (i = 0; i < size; i++)
514 ((volatile char *)txq->tx_ring)[i] = 0;
516 prev = (uint16_t)(txq->nb_tx_desc - 1);
517 for (i = 0; i < txq->nb_tx_desc; i++) {
518 volatile struct ice_tx_desc *txd = &txq->tx_ring[i];
520 txd->cmd_type_offset_bsz =
521 rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DESC_DONE);
524 txe[prev].next_id = i;
528 txq->tx_next_dd = (uint16_t)(txq->tx_rs_thresh - 1);
529 txq->tx_next_rs = (uint16_t)(txq->tx_rs_thresh - 1);
534 txq->last_desc_cleaned = (uint16_t)(txq->nb_tx_desc - 1);
535 txq->nb_tx_free = (uint16_t)(txq->nb_tx_desc - 1);
539 ice_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id)
541 struct ice_tx_queue *txq;
542 struct ice_hw *hw = ICE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
543 enum ice_status status;
547 if (tx_queue_id >= dev->data->nb_tx_queues) {
548 PMD_DRV_LOG(ERR, "TX queue %u is out of range %u",
549 tx_queue_id, dev->data->nb_tx_queues);
553 txq = dev->data->tx_queues[tx_queue_id];
555 PMD_DRV_LOG(ERR, "TX queue %u is not available",
560 q_ids[0] = txq->reg_idx;
561 q_teids[0] = txq->q_teid;
563 status = ice_dis_vsi_txq(hw->port_info, 1, q_ids, q_teids,
564 ICE_NO_RESET, 0, NULL);
565 if (status != ICE_SUCCESS) {
566 PMD_DRV_LOG(DEBUG, "Failed to disable Lan Tx queue");
570 ice_tx_queue_release_mbufs(txq);
571 ice_reset_tx_queue(txq);
572 dev->data->tx_queue_state[tx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED;
578 ice_rx_queue_setup(struct rte_eth_dev *dev,
581 unsigned int socket_id,
582 const struct rte_eth_rxconf *rx_conf,
583 struct rte_mempool *mp)
585 struct ice_pf *pf = ICE_DEV_PRIVATE_TO_PF(dev->data->dev_private);
586 struct ice_adapter *ad =
587 ICE_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
588 struct ice_vsi *vsi = pf->main_vsi;
589 struct ice_rx_queue *rxq;
590 const struct rte_memzone *rz;
593 int use_def_burst_func = 1;
595 if (nb_desc % ICE_ALIGN_RING_DESC != 0 ||
596 nb_desc > ICE_MAX_RING_DESC ||
597 nb_desc < ICE_MIN_RING_DESC) {
598 PMD_INIT_LOG(ERR, "Number (%u) of receive descriptors is "
603 /* Free memory if needed */
604 if (dev->data->rx_queues[queue_idx]) {
605 ice_rx_queue_release(dev->data->rx_queues[queue_idx]);
606 dev->data->rx_queues[queue_idx] = NULL;
609 /* Allocate the rx queue data structure */
610 rxq = rte_zmalloc_socket(NULL,
611 sizeof(struct ice_rx_queue),
615 PMD_INIT_LOG(ERR, "Failed to allocate memory for "
616 "rx queue data structure");
620 rxq->nb_rx_desc = nb_desc;
621 rxq->rx_free_thresh = rx_conf->rx_free_thresh;
622 rxq->queue_id = queue_idx;
624 rxq->reg_idx = vsi->base_queue + queue_idx;
625 rxq->port_id = dev->data->port_id;
626 if (dev->data->dev_conf.rxmode.offloads & DEV_RX_OFFLOAD_KEEP_CRC)
627 rxq->crc_len = ETHER_CRC_LEN;
631 rxq->drop_en = rx_conf->rx_drop_en;
633 rxq->rx_deferred_start = rx_conf->rx_deferred_start;
635 /* Allocate the maximun number of RX ring hardware descriptor. */
636 len = ICE_MAX_RING_DESC;
638 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
640 * Allocating a little more memory because vectorized/bulk_alloc Rx
641 * functions doesn't check boundaries each time.
643 len += ICE_RX_MAX_BURST;
646 /* Allocate the maximum number of RX ring hardware descriptor. */
647 ring_size = sizeof(union ice_rx_desc) * len;
648 ring_size = RTE_ALIGN(ring_size, ICE_DMA_MEM_ALIGN);
649 rz = rte_eth_dma_zone_reserve(dev, "rx_ring", queue_idx,
650 ring_size, ICE_RING_BASE_ALIGN,
653 ice_rx_queue_release(rxq);
654 PMD_INIT_LOG(ERR, "Failed to reserve DMA memory for RX");
658 /* Zero all the descriptors in the ring. */
659 memset(rz->addr, 0, ring_size);
661 rxq->rx_ring_phys_addr = rz->phys_addr;
662 rxq->rx_ring = (union ice_rx_desc *)rz->addr;
664 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
665 len = (uint16_t)(nb_desc + ICE_RX_MAX_BURST);
670 /* Allocate the software ring. */
671 rxq->sw_ring = rte_zmalloc_socket(NULL,
672 sizeof(struct ice_rx_entry) * len,
676 ice_rx_queue_release(rxq);
677 PMD_INIT_LOG(ERR, "Failed to allocate memory for SW ring");
681 ice_reset_rx_queue(rxq);
683 dev->data->rx_queues[queue_idx] = rxq;
684 rxq->rx_rel_mbufs = _ice_rx_queue_release_mbufs;
686 use_def_burst_func = ice_check_rx_burst_bulk_alloc_preconditions(rxq);
688 if (!use_def_burst_func) {
689 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
690 PMD_INIT_LOG(DEBUG, "Rx Burst Bulk Alloc Preconditions are "
691 "satisfied. Rx Burst Bulk Alloc function will be "
692 "used on port=%d, queue=%d.",
693 rxq->port_id, rxq->queue_id);
694 #endif /* RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC */
696 PMD_INIT_LOG(DEBUG, "Rx Burst Bulk Alloc Preconditions are "
697 "not satisfied, Scattered Rx is requested, "
698 "or RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC is "
699 "not enabled on port=%d, queue=%d.",
700 rxq->port_id, rxq->queue_id);
701 ad->rx_bulk_alloc_allowed = false;
708 ice_rx_queue_release(void *rxq)
710 struct ice_rx_queue *q = (struct ice_rx_queue *)rxq;
713 PMD_DRV_LOG(DEBUG, "Pointer to rxq is NULL");
717 ice_rx_queue_release_mbufs(q);
718 rte_free(q->sw_ring);
723 ice_tx_queue_setup(struct rte_eth_dev *dev,
726 unsigned int socket_id,
727 const struct rte_eth_txconf *tx_conf)
729 struct ice_pf *pf = ICE_DEV_PRIVATE_TO_PF(dev->data->dev_private);
730 struct ice_vsi *vsi = pf->main_vsi;
731 struct ice_tx_queue *txq;
732 const struct rte_memzone *tz;
734 uint16_t tx_rs_thresh, tx_free_thresh;
737 offloads = tx_conf->offloads | dev->data->dev_conf.txmode.offloads;
739 if (nb_desc % ICE_ALIGN_RING_DESC != 0 ||
740 nb_desc > ICE_MAX_RING_DESC ||
741 nb_desc < ICE_MIN_RING_DESC) {
742 PMD_INIT_LOG(ERR, "Number (%u) of transmit descriptors is "
748 * The following two parameters control the setting of the RS bit on
749 * transmit descriptors. TX descriptors will have their RS bit set
750 * after txq->tx_rs_thresh descriptors have been used. The TX
751 * descriptor ring will be cleaned after txq->tx_free_thresh
752 * descriptors are used or if the number of descriptors required to
753 * transmit a packet is greater than the number of free TX descriptors.
755 * The following constraints must be satisfied:
756 * - tx_rs_thresh must be greater than 0.
757 * - tx_rs_thresh must be less than the size of the ring minus 2.
758 * - tx_rs_thresh must be less than or equal to tx_free_thresh.
759 * - tx_rs_thresh must be a divisor of the ring size.
760 * - tx_free_thresh must be greater than 0.
761 * - tx_free_thresh must be less than the size of the ring minus 3.
763 * One descriptor in the TX ring is used as a sentinel to avoid a H/W
764 * race condition, hence the maximum threshold constraints. When set
765 * to zero use default values.
767 tx_rs_thresh = (uint16_t)(tx_conf->tx_rs_thresh ?
768 tx_conf->tx_rs_thresh :
769 ICE_DEFAULT_TX_RSBIT_THRESH);
770 tx_free_thresh = (uint16_t)(tx_conf->tx_free_thresh ?
771 tx_conf->tx_free_thresh :
772 ICE_DEFAULT_TX_FREE_THRESH);
773 if (tx_rs_thresh >= (nb_desc - 2)) {
774 PMD_INIT_LOG(ERR, "tx_rs_thresh must be less than the "
775 "number of TX descriptors minus 2. "
776 "(tx_rs_thresh=%u port=%d queue=%d)",
777 (unsigned int)tx_rs_thresh,
778 (int)dev->data->port_id,
782 if (tx_free_thresh >= (nb_desc - 3)) {
783 PMD_INIT_LOG(ERR, "tx_rs_thresh must be less than the "
784 "tx_free_thresh must be less than the "
785 "number of TX descriptors minus 3. "
786 "(tx_free_thresh=%u port=%d queue=%d)",
787 (unsigned int)tx_free_thresh,
788 (int)dev->data->port_id,
792 if (tx_rs_thresh > tx_free_thresh) {
793 PMD_INIT_LOG(ERR, "tx_rs_thresh must be less than or "
794 "equal to tx_free_thresh. (tx_free_thresh=%u"
795 " tx_rs_thresh=%u port=%d queue=%d)",
796 (unsigned int)tx_free_thresh,
797 (unsigned int)tx_rs_thresh,
798 (int)dev->data->port_id,
802 if ((nb_desc % tx_rs_thresh) != 0) {
803 PMD_INIT_LOG(ERR, "tx_rs_thresh must be a divisor of the "
804 "number of TX descriptors. (tx_rs_thresh=%u"
805 " port=%d queue=%d)",
806 (unsigned int)tx_rs_thresh,
807 (int)dev->data->port_id,
811 if (tx_rs_thresh > 1 && tx_conf->tx_thresh.wthresh != 0) {
812 PMD_INIT_LOG(ERR, "TX WTHRESH must be set to 0 if "
813 "tx_rs_thresh is greater than 1. "
814 "(tx_rs_thresh=%u port=%d queue=%d)",
815 (unsigned int)tx_rs_thresh,
816 (int)dev->data->port_id,
821 /* Free memory if needed. */
822 if (dev->data->tx_queues[queue_idx]) {
823 ice_tx_queue_release(dev->data->tx_queues[queue_idx]);
824 dev->data->tx_queues[queue_idx] = NULL;
827 /* Allocate the TX queue data structure. */
828 txq = rte_zmalloc_socket(NULL,
829 sizeof(struct ice_tx_queue),
833 PMD_INIT_LOG(ERR, "Failed to allocate memory for "
834 "tx queue structure");
838 /* Allocate TX hardware ring descriptors. */
839 ring_size = sizeof(struct ice_tx_desc) * ICE_MAX_RING_DESC;
840 ring_size = RTE_ALIGN(ring_size, ICE_DMA_MEM_ALIGN);
841 tz = rte_eth_dma_zone_reserve(dev, "tx_ring", queue_idx,
842 ring_size, ICE_RING_BASE_ALIGN,
845 ice_tx_queue_release(txq);
846 PMD_INIT_LOG(ERR, "Failed to reserve DMA memory for TX");
850 txq->nb_tx_desc = nb_desc;
851 txq->tx_rs_thresh = tx_rs_thresh;
852 txq->tx_free_thresh = tx_free_thresh;
853 txq->pthresh = tx_conf->tx_thresh.pthresh;
854 txq->hthresh = tx_conf->tx_thresh.hthresh;
855 txq->wthresh = tx_conf->tx_thresh.wthresh;
856 txq->queue_id = queue_idx;
858 txq->reg_idx = vsi->base_queue + queue_idx;
859 txq->port_id = dev->data->port_id;
860 txq->offloads = offloads;
862 txq->tx_deferred_start = tx_conf->tx_deferred_start;
864 txq->tx_ring_phys_addr = tz->phys_addr;
865 txq->tx_ring = (struct ice_tx_desc *)tz->addr;
867 /* Allocate software ring */
869 rte_zmalloc_socket(NULL,
870 sizeof(struct ice_tx_entry) * nb_desc,
874 ice_tx_queue_release(txq);
875 PMD_INIT_LOG(ERR, "Failed to allocate memory for SW TX ring");
879 ice_reset_tx_queue(txq);
881 dev->data->tx_queues[queue_idx] = txq;
882 txq->tx_rel_mbufs = _ice_tx_queue_release_mbufs;
888 ice_tx_queue_release(void *txq)
890 struct ice_tx_queue *q = (struct ice_tx_queue *)txq;
893 PMD_DRV_LOG(DEBUG, "Pointer to TX queue is NULL");
897 ice_tx_queue_release_mbufs(q);
898 rte_free(q->sw_ring);
903 ice_rxq_info_get(struct rte_eth_dev *dev, uint16_t queue_id,
904 struct rte_eth_rxq_info *qinfo)
906 struct ice_rx_queue *rxq;
908 rxq = dev->data->rx_queues[queue_id];
911 qinfo->scattered_rx = dev->data->scattered_rx;
912 qinfo->nb_desc = rxq->nb_rx_desc;
914 qinfo->conf.rx_free_thresh = rxq->rx_free_thresh;
915 qinfo->conf.rx_drop_en = rxq->drop_en;
916 qinfo->conf.rx_deferred_start = rxq->rx_deferred_start;
920 ice_txq_info_get(struct rte_eth_dev *dev, uint16_t queue_id,
921 struct rte_eth_txq_info *qinfo)
923 struct ice_tx_queue *txq;
925 txq = dev->data->tx_queues[queue_id];
927 qinfo->nb_desc = txq->nb_tx_desc;
929 qinfo->conf.tx_thresh.pthresh = txq->pthresh;
930 qinfo->conf.tx_thresh.hthresh = txq->hthresh;
931 qinfo->conf.tx_thresh.wthresh = txq->wthresh;
933 qinfo->conf.tx_free_thresh = txq->tx_free_thresh;
934 qinfo->conf.tx_rs_thresh = txq->tx_rs_thresh;
935 qinfo->conf.offloads = txq->offloads;
936 qinfo->conf.tx_deferred_start = txq->tx_deferred_start;
940 ice_rx_queue_count(struct rte_eth_dev *dev, uint16_t rx_queue_id)
942 #define ICE_RXQ_SCAN_INTERVAL 4
943 volatile union ice_rx_desc *rxdp;
944 struct ice_rx_queue *rxq;
947 rxq = dev->data->rx_queues[rx_queue_id];
948 rxdp = &rxq->rx_ring[rxq->rx_tail];
949 while ((desc < rxq->nb_rx_desc) &&
950 ((rte_le_to_cpu_64(rxdp->wb.qword1.status_error_len) &
951 ICE_RXD_QW1_STATUS_M) >> ICE_RXD_QW1_STATUS_S) &
952 (1 << ICE_RX_DESC_STATUS_DD_S)) {
954 * Check the DD bit of a rx descriptor of each 4 in a group,
955 * to avoid checking too frequently and downgrading performance
958 desc += ICE_RXQ_SCAN_INTERVAL;
959 rxdp += ICE_RXQ_SCAN_INTERVAL;
960 if (rxq->rx_tail + desc >= rxq->nb_rx_desc)
961 rxdp = &(rxq->rx_ring[rxq->rx_tail +
962 desc - rxq->nb_rx_desc]);
968 /* Translate the rx descriptor status to pkt flags */
969 static inline uint64_t
970 ice_rxd_status_to_pkt_flags(uint64_t qword)
974 /* Check if RSS_HASH */
975 flags = (((qword >> ICE_RX_DESC_STATUS_FLTSTAT_S) &
976 ICE_RX_DESC_FLTSTAT_RSS_HASH) ==
977 ICE_RX_DESC_FLTSTAT_RSS_HASH) ? PKT_RX_RSS_HASH : 0;
982 /* Rx L3/L4 checksum */
983 static inline uint64_t
984 ice_rxd_error_to_pkt_flags(uint64_t qword)
987 uint64_t error_bits = (qword >> ICE_RXD_QW1_ERROR_S);
989 if (likely((error_bits & ICE_RX_ERR_BITS) == 0)) {
990 flags |= (PKT_RX_IP_CKSUM_GOOD | PKT_RX_L4_CKSUM_GOOD);
994 if (unlikely(error_bits & (1 << ICE_RX_DESC_ERROR_IPE_S)))
995 flags |= PKT_RX_IP_CKSUM_BAD;
997 flags |= PKT_RX_IP_CKSUM_GOOD;
999 if (unlikely(error_bits & (1 << ICE_RX_DESC_ERROR_L4E_S)))
1000 flags |= PKT_RX_L4_CKSUM_BAD;
1002 flags |= PKT_RX_L4_CKSUM_GOOD;
1004 if (unlikely(error_bits & (1 << ICE_RX_DESC_ERROR_EIPE_S)))
1005 flags |= PKT_RX_EIP_CKSUM_BAD;
1011 ice_rxd_to_vlan_tci(struct rte_mbuf *mb, volatile union ice_rx_desc *rxdp)
1013 if (rte_le_to_cpu_64(rxdp->wb.qword1.status_error_len) &
1014 (1 << ICE_RX_DESC_STATUS_L2TAG1P_S)) {
1015 mb->ol_flags |= PKT_RX_VLAN | PKT_RX_VLAN_STRIPPED;
1017 rte_le_to_cpu_16(rxdp->wb.qword0.lo_dword.l2tag1);
1018 PMD_RX_LOG(DEBUG, "Descriptor l2tag1: %u",
1019 rte_le_to_cpu_16(rxdp->wb.qword0.lo_dword.l2tag1));
1024 #ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC
1025 if (rte_le_to_cpu_16(rxdp->wb.qword2.ext_status) &
1026 (1 << ICE_RX_DESC_EXT_STATUS_L2TAG2P_S)) {
1027 mb->ol_flags |= PKT_RX_QINQ_STRIPPED | PKT_RX_QINQ |
1028 PKT_RX_VLAN_STRIPPED | PKT_RX_VLAN;
1029 mb->vlan_tci_outer = mb->vlan_tci;
1030 mb->vlan_tci = rte_le_to_cpu_16(rxdp->wb.qword2.l2tag2_2);
1031 PMD_RX_LOG(DEBUG, "Descriptor l2tag2_1: %u, l2tag2_2: %u",
1032 rte_le_to_cpu_16(rxdp->wb.qword2.l2tag2_1),
1033 rte_le_to_cpu_16(rxdp->wb.qword2.l2tag2_2));
1035 mb->vlan_tci_outer = 0;
1038 PMD_RX_LOG(DEBUG, "Mbuf vlan_tci: %u, vlan_tci_outer: %u",
1039 mb->vlan_tci, mb->vlan_tci_outer);
1042 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
1043 #define ICE_LOOK_AHEAD 8
1044 #if (ICE_LOOK_AHEAD != 8)
1045 #error "PMD ICE: ICE_LOOK_AHEAD must be 8\n"
1048 ice_rx_scan_hw_ring(struct ice_rx_queue *rxq)
1050 volatile union ice_rx_desc *rxdp;
1051 struct ice_rx_entry *rxep;
1052 struct rte_mbuf *mb;
1056 int32_t s[ICE_LOOK_AHEAD], nb_dd;
1057 int32_t i, j, nb_rx = 0;
1058 uint64_t pkt_flags = 0;
1059 uint32_t *ptype_tbl = rxq->vsi->adapter->ptype_tbl;
1061 rxdp = &rxq->rx_ring[rxq->rx_tail];
1062 rxep = &rxq->sw_ring[rxq->rx_tail];
1064 qword1 = rte_le_to_cpu_64(rxdp->wb.qword1.status_error_len);
1065 rx_status = (qword1 & ICE_RXD_QW1_STATUS_M) >> ICE_RXD_QW1_STATUS_S;
1067 /* Make sure there is at least 1 packet to receive */
1068 if (!(rx_status & (1 << ICE_RX_DESC_STATUS_DD_S)))
1072 * Scan LOOK_AHEAD descriptors at a time to determine which
1073 * descriptors reference packets that are ready to be received.
1075 for (i = 0; i < ICE_RX_MAX_BURST; i += ICE_LOOK_AHEAD,
1076 rxdp += ICE_LOOK_AHEAD, rxep += ICE_LOOK_AHEAD) {
1077 /* Read desc statuses backwards to avoid race condition */
1078 for (j = ICE_LOOK_AHEAD - 1; j >= 0; j--) {
1079 qword1 = rte_le_to_cpu_64(
1080 rxdp[j].wb.qword1.status_error_len);
1081 s[j] = (qword1 & ICE_RXD_QW1_STATUS_M) >>
1082 ICE_RXD_QW1_STATUS_S;
1087 /* Compute how many status bits were set */
1088 for (j = 0, nb_dd = 0; j < ICE_LOOK_AHEAD; j++)
1089 nb_dd += s[j] & (1 << ICE_RX_DESC_STATUS_DD_S);
1093 /* Translate descriptor info to mbuf parameters */
1094 for (j = 0; j < nb_dd; j++) {
1096 qword1 = rte_le_to_cpu_64(
1097 rxdp[j].wb.qword1.status_error_len);
1098 pkt_len = ((qword1 & ICE_RXD_QW1_LEN_PBUF_M) >>
1099 ICE_RXD_QW1_LEN_PBUF_S) - rxq->crc_len;
1100 mb->data_len = pkt_len;
1101 mb->pkt_len = pkt_len;
1103 pkt_flags = ice_rxd_status_to_pkt_flags(qword1);
1104 pkt_flags |= ice_rxd_error_to_pkt_flags(qword1);
1105 if (pkt_flags & PKT_RX_RSS_HASH)
1108 rxdp[j].wb.qword0.hi_dword.rss);
1109 mb->packet_type = ptype_tbl[(uint8_t)(
1111 ICE_RXD_QW1_PTYPE_M) >>
1112 ICE_RXD_QW1_PTYPE_S)];
1113 ice_rxd_to_vlan_tci(mb, &rxdp[j]);
1115 mb->ol_flags |= pkt_flags;
1118 for (j = 0; j < ICE_LOOK_AHEAD; j++)
1119 rxq->rx_stage[i + j] = rxep[j].mbuf;
1121 if (nb_dd != ICE_LOOK_AHEAD)
1125 /* Clear software ring entries */
1126 for (i = 0; i < nb_rx; i++)
1127 rxq->sw_ring[rxq->rx_tail + i].mbuf = NULL;
1129 PMD_RX_LOG(DEBUG, "ice_rx_scan_hw_ring: "
1130 "port_id=%u, queue_id=%u, nb_rx=%d",
1131 rxq->port_id, rxq->queue_id, nb_rx);
1136 static inline uint16_t
1137 ice_rx_fill_from_stage(struct ice_rx_queue *rxq,
1138 struct rte_mbuf **rx_pkts,
1142 struct rte_mbuf **stage = &rxq->rx_stage[rxq->rx_next_avail];
1144 nb_pkts = (uint16_t)RTE_MIN(nb_pkts, rxq->rx_nb_avail);
1146 for (i = 0; i < nb_pkts; i++)
1147 rx_pkts[i] = stage[i];
1149 rxq->rx_nb_avail = (uint16_t)(rxq->rx_nb_avail - nb_pkts);
1150 rxq->rx_next_avail = (uint16_t)(rxq->rx_next_avail + nb_pkts);
1156 ice_rx_alloc_bufs(struct ice_rx_queue *rxq)
1158 volatile union ice_rx_desc *rxdp;
1159 struct ice_rx_entry *rxep;
1160 struct rte_mbuf *mb;
1161 uint16_t alloc_idx, i;
1165 /* Allocate buffers in bulk */
1166 alloc_idx = (uint16_t)(rxq->rx_free_trigger -
1167 (rxq->rx_free_thresh - 1));
1168 rxep = &rxq->sw_ring[alloc_idx];
1169 diag = rte_mempool_get_bulk(rxq->mp, (void *)rxep,
1170 rxq->rx_free_thresh);
1171 if (unlikely(diag != 0)) {
1172 PMD_RX_LOG(ERR, "Failed to get mbufs in bulk");
1176 rxdp = &rxq->rx_ring[alloc_idx];
1177 for (i = 0; i < rxq->rx_free_thresh; i++) {
1178 if (likely(i < (rxq->rx_free_thresh - 1)))
1179 /* Prefetch next mbuf */
1180 rte_prefetch0(rxep[i + 1].mbuf);
1183 rte_mbuf_refcnt_set(mb, 1);
1185 mb->data_off = RTE_PKTMBUF_HEADROOM;
1187 mb->port = rxq->port_id;
1188 dma_addr = rte_cpu_to_le_64(rte_mbuf_data_iova_default(mb));
1189 rxdp[i].read.hdr_addr = 0;
1190 rxdp[i].read.pkt_addr = dma_addr;
1193 /* Update rx tail regsiter */
1195 ICE_PCI_REG_WRITE(rxq->qrx_tail, rxq->rx_free_trigger);
1197 rxq->rx_free_trigger =
1198 (uint16_t)(rxq->rx_free_trigger + rxq->rx_free_thresh);
1199 if (rxq->rx_free_trigger >= rxq->nb_rx_desc)
1200 rxq->rx_free_trigger = (uint16_t)(rxq->rx_free_thresh - 1);
1205 static inline uint16_t
1206 rx_recv_pkts(void *rx_queue, struct rte_mbuf **rx_pkts, uint16_t nb_pkts)
1208 struct ice_rx_queue *rxq = (struct ice_rx_queue *)rx_queue;
1210 struct rte_eth_dev *dev;
1215 if (rxq->rx_nb_avail)
1216 return ice_rx_fill_from_stage(rxq, rx_pkts, nb_pkts);
1218 nb_rx = (uint16_t)ice_rx_scan_hw_ring(rxq);
1219 rxq->rx_next_avail = 0;
1220 rxq->rx_nb_avail = nb_rx;
1221 rxq->rx_tail = (uint16_t)(rxq->rx_tail + nb_rx);
1223 if (rxq->rx_tail > rxq->rx_free_trigger) {
1224 if (ice_rx_alloc_bufs(rxq) != 0) {
1227 dev = ICE_VSI_TO_ETH_DEV(rxq->vsi);
1228 dev->data->rx_mbuf_alloc_failed +=
1229 rxq->rx_free_thresh;
1230 PMD_RX_LOG(DEBUG, "Rx mbuf alloc failed for "
1231 "port_id=%u, queue_id=%u",
1232 rxq->port_id, rxq->queue_id);
1233 rxq->rx_nb_avail = 0;
1234 rxq->rx_tail = (uint16_t)(rxq->rx_tail - nb_rx);
1235 for (i = 0, j = rxq->rx_tail; i < nb_rx; i++, j++)
1236 rxq->sw_ring[j].mbuf = rxq->rx_stage[i];
1242 if (rxq->rx_tail >= rxq->nb_rx_desc)
1245 if (rxq->rx_nb_avail)
1246 return ice_rx_fill_from_stage(rxq, rx_pkts, nb_pkts);
1252 ice_recv_pkts_bulk_alloc(void *rx_queue,
1253 struct rte_mbuf **rx_pkts,
1260 if (unlikely(nb_pkts == 0))
1263 if (likely(nb_pkts <= ICE_RX_MAX_BURST))
1264 return rx_recv_pkts(rx_queue, rx_pkts, nb_pkts);
1267 n = RTE_MIN(nb_pkts, ICE_RX_MAX_BURST);
1268 count = rx_recv_pkts(rx_queue, &rx_pkts[nb_rx], n);
1269 nb_rx = (uint16_t)(nb_rx + count);
1270 nb_pkts = (uint16_t)(nb_pkts - count);
1279 ice_recv_pkts_bulk_alloc(void __rte_unused *rx_queue,
1280 struct rte_mbuf __rte_unused **rx_pkts,
1281 uint16_t __rte_unused nb_pkts)
1285 #endif /* RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC */
1288 ice_recv_scattered_pkts(void *rx_queue,
1289 struct rte_mbuf **rx_pkts,
1292 struct ice_rx_queue *rxq = rx_queue;
1293 volatile union ice_rx_desc *rx_ring = rxq->rx_ring;
1294 volatile union ice_rx_desc *rxdp;
1295 union ice_rx_desc rxd;
1296 struct ice_rx_entry *sw_ring = rxq->sw_ring;
1297 struct ice_rx_entry *rxe;
1298 struct rte_mbuf *first_seg = rxq->pkt_first_seg;
1299 struct rte_mbuf *last_seg = rxq->pkt_last_seg;
1300 struct rte_mbuf *nmb; /* new allocated mbuf */
1301 struct rte_mbuf *rxm; /* pointer to store old mbuf in SW ring */
1302 uint16_t rx_id = rxq->rx_tail;
1304 uint16_t nb_hold = 0;
1305 uint16_t rx_packet_len;
1309 uint64_t pkt_flags = 0;
1310 uint32_t *ptype_tbl = rxq->vsi->adapter->ptype_tbl;
1311 struct rte_eth_dev *dev;
1313 while (nb_rx < nb_pkts) {
1314 rxdp = &rx_ring[rx_id];
1315 qword1 = rte_le_to_cpu_64(rxdp->wb.qword1.status_error_len);
1316 rx_status = (qword1 & ICE_RXD_QW1_STATUS_M) >>
1317 ICE_RXD_QW1_STATUS_S;
1319 /* Check the DD bit first */
1320 if (!(rx_status & (1 << ICE_RX_DESC_STATUS_DD_S)))
1324 nmb = rte_mbuf_raw_alloc(rxq->mp);
1325 if (unlikely(!nmb)) {
1326 dev = ICE_VSI_TO_ETH_DEV(rxq->vsi);
1327 dev->data->rx_mbuf_alloc_failed++;
1330 rxd = *rxdp; /* copy descriptor in ring to temp variable*/
1333 rxe = &sw_ring[rx_id]; /* get corresponding mbuf in SW ring */
1335 if (unlikely(rx_id == rxq->nb_rx_desc))
1338 /* Prefetch next mbuf */
1339 rte_prefetch0(sw_ring[rx_id].mbuf);
1342 * When next RX descriptor is on a cache line boundary,
1343 * prefetch the next 4 RX descriptors and next 8 pointers
1346 if ((rx_id & 0x3) == 0) {
1347 rte_prefetch0(&rx_ring[rx_id]);
1348 rte_prefetch0(&sw_ring[rx_id]);
1354 rte_cpu_to_le_64(rte_mbuf_data_iova_default(nmb));
1356 /* Set data buffer address and data length of the mbuf */
1357 rxdp->read.hdr_addr = 0;
1358 rxdp->read.pkt_addr = dma_addr;
1359 rx_packet_len = (qword1 & ICE_RXD_QW1_LEN_PBUF_M) >>
1360 ICE_RXD_QW1_LEN_PBUF_S;
1361 rxm->data_len = rx_packet_len;
1362 rxm->data_off = RTE_PKTMBUF_HEADROOM;
1363 ice_rxd_to_vlan_tci(rxm, rxdp);
1364 rxm->packet_type = ptype_tbl[(uint8_t)((qword1 &
1365 ICE_RXD_QW1_PTYPE_M) >>
1366 ICE_RXD_QW1_PTYPE_S)];
1369 * If this is the first buffer of the received packet, set the
1370 * pointer to the first mbuf of the packet and initialize its
1371 * context. Otherwise, update the total length and the number
1372 * of segments of the current scattered packet, and update the
1373 * pointer to the last mbuf of the current packet.
1377 first_seg->nb_segs = 1;
1378 first_seg->pkt_len = rx_packet_len;
1380 first_seg->pkt_len =
1381 (uint16_t)(first_seg->pkt_len +
1383 first_seg->nb_segs++;
1384 last_seg->next = rxm;
1388 * If this is not the last buffer of the received packet,
1389 * update the pointer to the last mbuf of the current scattered
1390 * packet and continue to parse the RX ring.
1392 if (!(rx_status & (1 << ICE_RX_DESC_STATUS_EOF_S))) {
1398 * This is the last buffer of the received packet. If the CRC
1399 * is not stripped by the hardware:
1400 * - Subtract the CRC length from the total packet length.
1401 * - If the last buffer only contains the whole CRC or a part
1402 * of it, free the mbuf associated to the last buffer. If part
1403 * of the CRC is also contained in the previous mbuf, subtract
1404 * the length of that CRC part from the data length of the
1408 if (unlikely(rxq->crc_len > 0)) {
1409 first_seg->pkt_len -= ETHER_CRC_LEN;
1410 if (rx_packet_len <= ETHER_CRC_LEN) {
1411 rte_pktmbuf_free_seg(rxm);
1412 first_seg->nb_segs--;
1413 last_seg->data_len =
1414 (uint16_t)(last_seg->data_len -
1415 (ETHER_CRC_LEN - rx_packet_len));
1416 last_seg->next = NULL;
1418 rxm->data_len = (uint16_t)(rx_packet_len -
1422 first_seg->port = rxq->port_id;
1423 first_seg->ol_flags = 0;
1425 pkt_flags = ice_rxd_status_to_pkt_flags(qword1);
1426 pkt_flags |= ice_rxd_error_to_pkt_flags(qword1);
1427 if (pkt_flags & PKT_RX_RSS_HASH)
1428 first_seg->hash.rss =
1429 rte_le_to_cpu_32(rxd.wb.qword0.hi_dword.rss);
1431 first_seg->ol_flags |= pkt_flags;
1432 /* Prefetch data of first segment, if configured to do so. */
1433 rte_prefetch0(RTE_PTR_ADD(first_seg->buf_addr,
1434 first_seg->data_off));
1435 rx_pkts[nb_rx++] = first_seg;
1439 /* Record index of the next RX descriptor to probe. */
1440 rxq->rx_tail = rx_id;
1441 rxq->pkt_first_seg = first_seg;
1442 rxq->pkt_last_seg = last_seg;
1445 * If the number of free RX descriptors is greater than the RX free
1446 * threshold of the queue, advance the Receive Descriptor Tail (RDT)
1447 * register. Update the RDT with the value of the last processed RX
1448 * descriptor minus 1, to guarantee that the RDT register is never
1449 * equal to the RDH register, which creates a "full" ring situtation
1450 * from the hardware point of view.
1452 nb_hold = (uint16_t)(nb_hold + rxq->nb_rx_hold);
1453 if (nb_hold > rxq->rx_free_thresh) {
1454 rx_id = (uint16_t)(rx_id == 0 ?
1455 (rxq->nb_rx_desc - 1) : (rx_id - 1));
1456 /* write TAIL register */
1457 ICE_PCI_REG_WRITE(rxq->qrx_tail, rx_id);
1460 rxq->nb_rx_hold = nb_hold;
1462 /* return received packet in the burst */
1467 ice_dev_supported_ptypes_get(struct rte_eth_dev *dev)
1469 static const uint32_t ptypes[] = {
1470 /* refers to ice_get_default_pkt_type() */
1472 RTE_PTYPE_L2_ETHER_LLDP,
1473 RTE_PTYPE_L2_ETHER_ARP,
1474 RTE_PTYPE_L3_IPV4_EXT_UNKNOWN,
1475 RTE_PTYPE_L3_IPV6_EXT_UNKNOWN,
1478 RTE_PTYPE_L4_NONFRAG,
1482 RTE_PTYPE_TUNNEL_GRENAT,
1483 RTE_PTYPE_TUNNEL_IP,
1484 RTE_PTYPE_INNER_L2_ETHER,
1485 RTE_PTYPE_INNER_L2_ETHER_VLAN,
1486 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN,
1487 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN,
1488 RTE_PTYPE_INNER_L4_FRAG,
1489 RTE_PTYPE_INNER_L4_ICMP,
1490 RTE_PTYPE_INNER_L4_NONFRAG,
1491 RTE_PTYPE_INNER_L4_SCTP,
1492 RTE_PTYPE_INNER_L4_TCP,
1493 RTE_PTYPE_INNER_L4_UDP,
1494 RTE_PTYPE_TUNNEL_GTPC,
1495 RTE_PTYPE_TUNNEL_GTPU,
1499 if (dev->rx_pkt_burst == ice_recv_pkts ||
1500 #ifdef RTE_LIBRTE_ICE_RX_ALLOW_BULK_ALLOC
1501 dev->rx_pkt_burst == ice_recv_pkts_bulk_alloc ||
1503 dev->rx_pkt_burst == ice_recv_scattered_pkts)
1507 if (dev->rx_pkt_burst == ice_recv_pkts_vec ||
1508 dev->rx_pkt_burst == ice_recv_scattered_pkts_vec ||
1509 dev->rx_pkt_burst == ice_recv_pkts_vec_avx2 ||
1510 dev->rx_pkt_burst == ice_recv_scattered_pkts_vec_avx2)
1518 ice_rx_descriptor_status(void *rx_queue, uint16_t offset)
1520 struct ice_rx_queue *rxq = rx_queue;
1521 volatile uint64_t *status;
1525 if (unlikely(offset >= rxq->nb_rx_desc))
1528 if (offset >= rxq->nb_rx_desc - rxq->nb_rx_hold)
1529 return RTE_ETH_RX_DESC_UNAVAIL;
1531 desc = rxq->rx_tail + offset;
1532 if (desc >= rxq->nb_rx_desc)
1533 desc -= rxq->nb_rx_desc;
1535 status = &rxq->rx_ring[desc].wb.qword1.status_error_len;
1536 mask = rte_cpu_to_le_64((1ULL << ICE_RX_DESC_STATUS_DD_S) <<
1537 ICE_RXD_QW1_STATUS_S);
1539 return RTE_ETH_RX_DESC_DONE;
1541 return RTE_ETH_RX_DESC_AVAIL;
1545 ice_tx_descriptor_status(void *tx_queue, uint16_t offset)
1547 struct ice_tx_queue *txq = tx_queue;
1548 volatile uint64_t *status;
1549 uint64_t mask, expect;
1552 if (unlikely(offset >= txq->nb_tx_desc))
1555 desc = txq->tx_tail + offset;
1556 /* go to next desc that has the RS bit */
1557 desc = ((desc + txq->tx_rs_thresh - 1) / txq->tx_rs_thresh) *
1559 if (desc >= txq->nb_tx_desc) {
1560 desc -= txq->nb_tx_desc;
1561 if (desc >= txq->nb_tx_desc)
1562 desc -= txq->nb_tx_desc;
1565 status = &txq->tx_ring[desc].cmd_type_offset_bsz;
1566 mask = rte_cpu_to_le_64(ICE_TXD_QW1_DTYPE_M);
1567 expect = rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DESC_DONE <<
1568 ICE_TXD_QW1_DTYPE_S);
1569 if ((*status & mask) == expect)
1570 return RTE_ETH_TX_DESC_DONE;
1572 return RTE_ETH_TX_DESC_FULL;
1576 ice_clear_queues(struct rte_eth_dev *dev)
1580 PMD_INIT_FUNC_TRACE();
1582 for (i = 0; i < dev->data->nb_tx_queues; i++) {
1583 ice_tx_queue_release_mbufs(dev->data->tx_queues[i]);
1584 ice_reset_tx_queue(dev->data->tx_queues[i]);
1587 for (i = 0; i < dev->data->nb_rx_queues; i++) {
1588 ice_rx_queue_release_mbufs(dev->data->rx_queues[i]);
1589 ice_reset_rx_queue(dev->data->rx_queues[i]);
1594 ice_free_queues(struct rte_eth_dev *dev)
1598 PMD_INIT_FUNC_TRACE();
1600 for (i = 0; i < dev->data->nb_rx_queues; i++) {
1601 if (!dev->data->rx_queues[i])
1603 ice_rx_queue_release(dev->data->rx_queues[i]);
1604 dev->data->rx_queues[i] = NULL;
1606 dev->data->nb_rx_queues = 0;
1608 for (i = 0; i < dev->data->nb_tx_queues; i++) {
1609 if (!dev->data->tx_queues[i])
1611 ice_tx_queue_release(dev->data->tx_queues[i]);
1612 dev->data->tx_queues[i] = NULL;
1614 dev->data->nb_tx_queues = 0;
1618 ice_recv_pkts(void *rx_queue,
1619 struct rte_mbuf **rx_pkts,
1622 struct ice_rx_queue *rxq = rx_queue;
1623 volatile union ice_rx_desc *rx_ring = rxq->rx_ring;
1624 volatile union ice_rx_desc *rxdp;
1625 union ice_rx_desc rxd;
1626 struct ice_rx_entry *sw_ring = rxq->sw_ring;
1627 struct ice_rx_entry *rxe;
1628 struct rte_mbuf *nmb; /* new allocated mbuf */
1629 struct rte_mbuf *rxm; /* pointer to store old mbuf in SW ring */
1630 uint16_t rx_id = rxq->rx_tail;
1632 uint16_t nb_hold = 0;
1633 uint16_t rx_packet_len;
1637 uint64_t pkt_flags = 0;
1638 uint32_t *ptype_tbl = rxq->vsi->adapter->ptype_tbl;
1639 struct rte_eth_dev *dev;
1641 while (nb_rx < nb_pkts) {
1642 rxdp = &rx_ring[rx_id];
1643 qword1 = rte_le_to_cpu_64(rxdp->wb.qword1.status_error_len);
1644 rx_status = (qword1 & ICE_RXD_QW1_STATUS_M) >>
1645 ICE_RXD_QW1_STATUS_S;
1647 /* Check the DD bit first */
1648 if (!(rx_status & (1 << ICE_RX_DESC_STATUS_DD_S)))
1652 nmb = rte_mbuf_raw_alloc(rxq->mp);
1653 if (unlikely(!nmb)) {
1654 dev = ICE_VSI_TO_ETH_DEV(rxq->vsi);
1655 dev->data->rx_mbuf_alloc_failed++;
1658 rxd = *rxdp; /* copy descriptor in ring to temp variable*/
1661 rxe = &sw_ring[rx_id]; /* get corresponding mbuf in SW ring */
1663 if (unlikely(rx_id == rxq->nb_rx_desc))
1668 rte_cpu_to_le_64(rte_mbuf_data_iova_default(nmb));
1671 * fill the read format of descriptor with physic address in
1672 * new allocated mbuf: nmb
1674 rxdp->read.hdr_addr = 0;
1675 rxdp->read.pkt_addr = dma_addr;
1677 /* calculate rx_packet_len of the received pkt */
1678 rx_packet_len = ((qword1 & ICE_RXD_QW1_LEN_PBUF_M) >>
1679 ICE_RXD_QW1_LEN_PBUF_S) - rxq->crc_len;
1681 /* fill old mbuf with received descriptor: rxd */
1682 rxm->data_off = RTE_PKTMBUF_HEADROOM;
1683 rte_prefetch0(RTE_PTR_ADD(rxm->buf_addr, RTE_PKTMBUF_HEADROOM));
1686 rxm->pkt_len = rx_packet_len;
1687 rxm->data_len = rx_packet_len;
1688 rxm->port = rxq->port_id;
1689 ice_rxd_to_vlan_tci(rxm, rxdp);
1690 rxm->packet_type = ptype_tbl[(uint8_t)((qword1 &
1691 ICE_RXD_QW1_PTYPE_M) >>
1692 ICE_RXD_QW1_PTYPE_S)];
1693 pkt_flags = ice_rxd_status_to_pkt_flags(qword1);
1694 pkt_flags |= ice_rxd_error_to_pkt_flags(qword1);
1695 if (pkt_flags & PKT_RX_RSS_HASH)
1697 rte_le_to_cpu_32(rxd.wb.qword0.hi_dword.rss);
1698 rxm->ol_flags |= pkt_flags;
1699 /* copy old mbuf to rx_pkts */
1700 rx_pkts[nb_rx++] = rxm;
1702 rxq->rx_tail = rx_id;
1704 * If the number of free RX descriptors is greater than the RX free
1705 * threshold of the queue, advance the receive tail register of queue.
1706 * Update that register with the value of the last processed RX
1707 * descriptor minus 1.
1709 nb_hold = (uint16_t)(nb_hold + rxq->nb_rx_hold);
1710 if (nb_hold > rxq->rx_free_thresh) {
1711 rx_id = (uint16_t)(rx_id == 0 ?
1712 (rxq->nb_rx_desc - 1) : (rx_id - 1));
1713 /* write TAIL register */
1714 ICE_PCI_REG_WRITE(rxq->qrx_tail, rx_id);
1717 rxq->nb_rx_hold = nb_hold;
1719 /* return received packet in the burst */
1724 ice_txd_enable_checksum(uint64_t ol_flags,
1726 uint32_t *td_offset,
1727 union ice_tx_offload tx_offload)
1729 /* L2 length must be set. */
1730 *td_offset |= (tx_offload.l2_len >> 1) <<
1731 ICE_TX_DESC_LEN_MACLEN_S;
1733 /* Enable L3 checksum offloads */
1734 if (ol_flags & PKT_TX_IP_CKSUM) {
1735 *td_cmd |= ICE_TX_DESC_CMD_IIPT_IPV4_CSUM;
1736 *td_offset |= (tx_offload.l3_len >> 2) <<
1737 ICE_TX_DESC_LEN_IPLEN_S;
1738 } else if (ol_flags & PKT_TX_IPV4) {
1739 *td_cmd |= ICE_TX_DESC_CMD_IIPT_IPV4;
1740 *td_offset |= (tx_offload.l3_len >> 2) <<
1741 ICE_TX_DESC_LEN_IPLEN_S;
1742 } else if (ol_flags & PKT_TX_IPV6) {
1743 *td_cmd |= ICE_TX_DESC_CMD_IIPT_IPV6;
1744 *td_offset |= (tx_offload.l3_len >> 2) <<
1745 ICE_TX_DESC_LEN_IPLEN_S;
1748 if (ol_flags & PKT_TX_TCP_SEG) {
1749 *td_cmd |= ICE_TX_DESC_CMD_L4T_EOFT_TCP;
1750 *td_offset |= (tx_offload.l4_len >> 2) <<
1751 ICE_TX_DESC_LEN_L4_LEN_S;
1755 /* Enable L4 checksum offloads */
1756 switch (ol_flags & PKT_TX_L4_MASK) {
1757 case PKT_TX_TCP_CKSUM:
1758 *td_cmd |= ICE_TX_DESC_CMD_L4T_EOFT_TCP;
1759 *td_offset |= (sizeof(struct tcp_hdr) >> 2) <<
1760 ICE_TX_DESC_LEN_L4_LEN_S;
1762 case PKT_TX_SCTP_CKSUM:
1763 *td_cmd |= ICE_TX_DESC_CMD_L4T_EOFT_SCTP;
1764 *td_offset |= (sizeof(struct sctp_hdr) >> 2) <<
1765 ICE_TX_DESC_LEN_L4_LEN_S;
1767 case PKT_TX_UDP_CKSUM:
1768 *td_cmd |= ICE_TX_DESC_CMD_L4T_EOFT_UDP;
1769 *td_offset |= (sizeof(struct udp_hdr) >> 2) <<
1770 ICE_TX_DESC_LEN_L4_LEN_S;
1778 ice_xmit_cleanup(struct ice_tx_queue *txq)
1780 struct ice_tx_entry *sw_ring = txq->sw_ring;
1781 volatile struct ice_tx_desc *txd = txq->tx_ring;
1782 uint16_t last_desc_cleaned = txq->last_desc_cleaned;
1783 uint16_t nb_tx_desc = txq->nb_tx_desc;
1784 uint16_t desc_to_clean_to;
1785 uint16_t nb_tx_to_clean;
1787 /* Determine the last descriptor needing to be cleaned */
1788 desc_to_clean_to = (uint16_t)(last_desc_cleaned + txq->tx_rs_thresh);
1789 if (desc_to_clean_to >= nb_tx_desc)
1790 desc_to_clean_to = (uint16_t)(desc_to_clean_to - nb_tx_desc);
1792 /* Check to make sure the last descriptor to clean is done */
1793 desc_to_clean_to = sw_ring[desc_to_clean_to].last_id;
1794 if (!(txd[desc_to_clean_to].cmd_type_offset_bsz &
1795 rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DESC_DONE))) {
1796 PMD_TX_FREE_LOG(DEBUG, "TX descriptor %4u is not done "
1797 "(port=%d queue=%d) value=0x%"PRIx64"\n",
1799 txq->port_id, txq->queue_id,
1800 txd[desc_to_clean_to].cmd_type_offset_bsz);
1801 /* Failed to clean any descriptors */
1805 /* Figure out how many descriptors will be cleaned */
1806 if (last_desc_cleaned > desc_to_clean_to)
1807 nb_tx_to_clean = (uint16_t)((nb_tx_desc - last_desc_cleaned) +
1810 nb_tx_to_clean = (uint16_t)(desc_to_clean_to -
1813 /* The last descriptor to clean is done, so that means all the
1814 * descriptors from the last descriptor that was cleaned
1815 * up to the last descriptor with the RS bit set
1816 * are done. Only reset the threshold descriptor.
1818 txd[desc_to_clean_to].cmd_type_offset_bsz = 0;
1820 /* Update the txq to reflect the last descriptor that was cleaned */
1821 txq->last_desc_cleaned = desc_to_clean_to;
1822 txq->nb_tx_free = (uint16_t)(txq->nb_tx_free + nb_tx_to_clean);
1827 /* Construct the tx flags */
1828 static inline uint64_t
1829 ice_build_ctob(uint32_t td_cmd,
1834 return rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DATA |
1835 ((uint64_t)td_cmd << ICE_TXD_QW1_CMD_S) |
1836 ((uint64_t)td_offset << ICE_TXD_QW1_OFFSET_S) |
1837 ((uint64_t)size << ICE_TXD_QW1_TX_BUF_SZ_S) |
1838 ((uint64_t)td_tag << ICE_TXD_QW1_L2TAG1_S));
1841 /* Check if the context descriptor is needed for TX offloading */
1842 static inline uint16_t
1843 ice_calc_context_desc(uint64_t flags)
1845 static uint64_t mask = PKT_TX_TCP_SEG | PKT_TX_QINQ;
1847 return (flags & mask) ? 1 : 0;
1850 /* set ice TSO context descriptor */
1851 static inline uint64_t
1852 ice_set_tso_ctx(struct rte_mbuf *mbuf, union ice_tx_offload tx_offload)
1854 uint64_t ctx_desc = 0;
1855 uint32_t cd_cmd, hdr_len, cd_tso_len;
1857 if (!tx_offload.l4_len) {
1858 PMD_TX_LOG(DEBUG, "L4 length set to 0");
1863 * in case of non tunneling packet, the outer_l2_len and
1864 * outer_l3_len must be 0.
1866 hdr_len = tx_offload.outer_l2_len +
1867 tx_offload.outer_l3_len +
1872 cd_cmd = ICE_TX_CTX_DESC_TSO;
1873 cd_tso_len = mbuf->pkt_len - hdr_len;
1874 ctx_desc |= ((uint64_t)cd_cmd << ICE_TXD_CTX_QW1_CMD_S) |
1875 ((uint64_t)cd_tso_len << ICE_TXD_CTX_QW1_TSO_LEN_S) |
1876 ((uint64_t)mbuf->tso_segsz << ICE_TXD_CTX_QW1_MSS_S);
1882 ice_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts, uint16_t nb_pkts)
1884 struct ice_tx_queue *txq;
1885 volatile struct ice_tx_desc *tx_ring;
1886 volatile struct ice_tx_desc *txd;
1887 struct ice_tx_entry *sw_ring;
1888 struct ice_tx_entry *txe, *txn;
1889 struct rte_mbuf *tx_pkt;
1890 struct rte_mbuf *m_seg;
1895 uint32_t td_cmd = 0;
1896 uint32_t td_offset = 0;
1897 uint32_t td_tag = 0;
1899 uint64_t buf_dma_addr;
1901 union ice_tx_offload tx_offload = {0};
1904 sw_ring = txq->sw_ring;
1905 tx_ring = txq->tx_ring;
1906 tx_id = txq->tx_tail;
1907 txe = &sw_ring[tx_id];
1909 /* Check if the descriptor ring needs to be cleaned. */
1910 if (txq->nb_tx_free < txq->tx_free_thresh)
1911 ice_xmit_cleanup(txq);
1913 for (nb_tx = 0; nb_tx < nb_pkts; nb_tx++) {
1914 tx_pkt = *tx_pkts++;
1917 ol_flags = tx_pkt->ol_flags;
1918 tx_offload.l2_len = tx_pkt->l2_len;
1919 tx_offload.l3_len = tx_pkt->l3_len;
1920 tx_offload.outer_l2_len = tx_pkt->outer_l2_len;
1921 tx_offload.outer_l3_len = tx_pkt->outer_l3_len;
1922 tx_offload.l4_len = tx_pkt->l4_len;
1923 tx_offload.tso_segsz = tx_pkt->tso_segsz;
1924 /* Calculate the number of context descriptors needed. */
1925 nb_ctx = ice_calc_context_desc(ol_flags);
1927 /* The number of descriptors that must be allocated for
1928 * a packet equals to the number of the segments of that
1929 * packet plus the number of context descriptor if needed.
1931 nb_used = (uint16_t)(tx_pkt->nb_segs + nb_ctx);
1932 tx_last = (uint16_t)(tx_id + nb_used - 1);
1935 if (tx_last >= txq->nb_tx_desc)
1936 tx_last = (uint16_t)(tx_last - txq->nb_tx_desc);
1938 if (nb_used > txq->nb_tx_free) {
1939 if (ice_xmit_cleanup(txq) != 0) {
1944 if (unlikely(nb_used > txq->tx_rs_thresh)) {
1945 while (nb_used > txq->nb_tx_free) {
1946 if (ice_xmit_cleanup(txq) != 0) {
1955 /* Descriptor based VLAN insertion */
1956 if (ol_flags & (PKT_TX_VLAN | PKT_TX_QINQ)) {
1957 td_cmd |= ICE_TX_DESC_CMD_IL2TAG1;
1958 td_tag = tx_pkt->vlan_tci;
1961 /* Enable checksum offloading */
1962 if (ol_flags & ICE_TX_CKSUM_OFFLOAD_MASK) {
1963 ice_txd_enable_checksum(ol_flags, &td_cmd,
1964 &td_offset, tx_offload);
1968 /* Setup TX context descriptor if required */
1969 volatile struct ice_tx_ctx_desc *ctx_txd =
1970 (volatile struct ice_tx_ctx_desc *)
1972 uint16_t cd_l2tag2 = 0;
1973 uint64_t cd_type_cmd_tso_mss = ICE_TX_DESC_DTYPE_CTX;
1975 txn = &sw_ring[txe->next_id];
1976 RTE_MBUF_PREFETCH_TO_FREE(txn->mbuf);
1978 rte_pktmbuf_free_seg(txe->mbuf);
1982 if (ol_flags & PKT_TX_TCP_SEG)
1983 cd_type_cmd_tso_mss |=
1984 ice_set_tso_ctx(tx_pkt, tx_offload);
1986 /* TX context descriptor based double VLAN insert */
1987 if (ol_flags & PKT_TX_QINQ) {
1988 cd_l2tag2 = tx_pkt->vlan_tci_outer;
1989 cd_type_cmd_tso_mss |=
1990 ((uint64_t)ICE_TX_CTX_DESC_IL2TAG2 <<
1991 ICE_TXD_CTX_QW1_CMD_S);
1993 ctx_txd->l2tag2 = rte_cpu_to_le_16(cd_l2tag2);
1995 rte_cpu_to_le_64(cd_type_cmd_tso_mss);
1997 txe->last_id = tx_last;
1998 tx_id = txe->next_id;
2004 txd = &tx_ring[tx_id];
2005 txn = &sw_ring[txe->next_id];
2008 rte_pktmbuf_free_seg(txe->mbuf);
2011 /* Setup TX Descriptor */
2012 buf_dma_addr = rte_mbuf_data_iova(m_seg);
2013 txd->buf_addr = rte_cpu_to_le_64(buf_dma_addr);
2014 txd->cmd_type_offset_bsz =
2015 rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DATA |
2016 ((uint64_t)td_cmd << ICE_TXD_QW1_CMD_S) |
2017 ((uint64_t)td_offset << ICE_TXD_QW1_OFFSET_S) |
2018 ((uint64_t)m_seg->data_len <<
2019 ICE_TXD_QW1_TX_BUF_SZ_S) |
2020 ((uint64_t)td_tag << ICE_TXD_QW1_L2TAG1_S));
2022 txe->last_id = tx_last;
2023 tx_id = txe->next_id;
2025 m_seg = m_seg->next;
2028 /* fill the last descriptor with End of Packet (EOP) bit */
2029 td_cmd |= ICE_TX_DESC_CMD_EOP;
2030 txq->nb_tx_used = (uint16_t)(txq->nb_tx_used + nb_used);
2031 txq->nb_tx_free = (uint16_t)(txq->nb_tx_free - nb_used);
2033 /* set RS bit on the last descriptor of one packet */
2034 if (txq->nb_tx_used >= txq->tx_rs_thresh) {
2035 PMD_TX_FREE_LOG(DEBUG,
2036 "Setting RS bit on TXD id="
2037 "%4u (port=%d queue=%d)",
2038 tx_last, txq->port_id, txq->queue_id);
2040 td_cmd |= ICE_TX_DESC_CMD_RS;
2042 /* Update txq RS bit counters */
2043 txq->nb_tx_used = 0;
2045 txd->cmd_type_offset_bsz |=
2046 rte_cpu_to_le_64(((uint64_t)td_cmd) <<
2052 /* update Tail register */
2053 ICE_PCI_REG_WRITE(txq->qtx_tail, tx_id);
2054 txq->tx_tail = tx_id;
2059 static inline int __attribute__((always_inline))
2060 ice_tx_free_bufs(struct ice_tx_queue *txq)
2062 struct ice_tx_entry *txep;
2065 if ((txq->tx_ring[txq->tx_next_dd].cmd_type_offset_bsz &
2066 rte_cpu_to_le_64(ICE_TXD_QW1_DTYPE_M)) !=
2067 rte_cpu_to_le_64(ICE_TX_DESC_DTYPE_DESC_DONE))
2070 txep = &txq->sw_ring[txq->tx_next_dd - (txq->tx_rs_thresh - 1)];
2072 for (i = 0; i < txq->tx_rs_thresh; i++)
2073 rte_prefetch0((txep + i)->mbuf);
2075 if (txq->offloads & DEV_TX_OFFLOAD_MBUF_FAST_FREE) {
2076 for (i = 0; i < txq->tx_rs_thresh; ++i, ++txep) {
2077 rte_mempool_put(txep->mbuf->pool, txep->mbuf);
2081 for (i = 0; i < txq->tx_rs_thresh; ++i, ++txep) {
2082 rte_pktmbuf_free_seg(txep->mbuf);
2087 txq->nb_tx_free = (uint16_t)(txq->nb_tx_free + txq->tx_rs_thresh);
2088 txq->tx_next_dd = (uint16_t)(txq->tx_next_dd + txq->tx_rs_thresh);
2089 if (txq->tx_next_dd >= txq->nb_tx_desc)
2090 txq->tx_next_dd = (uint16_t)(txq->tx_rs_thresh - 1);
2092 return txq->tx_rs_thresh;
2095 /* Populate 4 descriptors with data from 4 mbufs */
2097 tx4(volatile struct ice_tx_desc *txdp, struct rte_mbuf **pkts)
2102 for (i = 0; i < 4; i++, txdp++, pkts++) {
2103 dma_addr = rte_mbuf_data_iova(*pkts);
2104 txdp->buf_addr = rte_cpu_to_le_64(dma_addr);
2105 txdp->cmd_type_offset_bsz =
2106 ice_build_ctob((uint32_t)ICE_TD_CMD, 0,
2107 (*pkts)->data_len, 0);
2111 /* Populate 1 descriptor with data from 1 mbuf */
2113 tx1(volatile struct ice_tx_desc *txdp, struct rte_mbuf **pkts)
2117 dma_addr = rte_mbuf_data_iova(*pkts);
2118 txdp->buf_addr = rte_cpu_to_le_64(dma_addr);
2119 txdp->cmd_type_offset_bsz =
2120 ice_build_ctob((uint32_t)ICE_TD_CMD, 0,
2121 (*pkts)->data_len, 0);
2125 ice_tx_fill_hw_ring(struct ice_tx_queue *txq, struct rte_mbuf **pkts,
2128 volatile struct ice_tx_desc *txdp = &txq->tx_ring[txq->tx_tail];
2129 struct ice_tx_entry *txep = &txq->sw_ring[txq->tx_tail];
2130 const int N_PER_LOOP = 4;
2131 const int N_PER_LOOP_MASK = N_PER_LOOP - 1;
2132 int mainpart, leftover;
2136 * Process most of the packets in chunks of N pkts. Any
2137 * leftover packets will get processed one at a time.
2139 mainpart = nb_pkts & ((uint32_t)~N_PER_LOOP_MASK);
2140 leftover = nb_pkts & ((uint32_t)N_PER_LOOP_MASK);
2141 for (i = 0; i < mainpart; i += N_PER_LOOP) {
2142 /* Copy N mbuf pointers to the S/W ring */
2143 for (j = 0; j < N_PER_LOOP; ++j)
2144 (txep + i + j)->mbuf = *(pkts + i + j);
2145 tx4(txdp + i, pkts + i);
2148 if (unlikely(leftover > 0)) {
2149 for (i = 0; i < leftover; ++i) {
2150 (txep + mainpart + i)->mbuf = *(pkts + mainpart + i);
2151 tx1(txdp + mainpart + i, pkts + mainpart + i);
2156 static inline uint16_t
2157 tx_xmit_pkts(struct ice_tx_queue *txq,
2158 struct rte_mbuf **tx_pkts,
2161 volatile struct ice_tx_desc *txr = txq->tx_ring;
2165 * Begin scanning the H/W ring for done descriptors when the number
2166 * of available descriptors drops below tx_free_thresh. For each done
2167 * descriptor, free the associated buffer.
2169 if (txq->nb_tx_free < txq->tx_free_thresh)
2170 ice_tx_free_bufs(txq);
2172 /* Use available descriptor only */
2173 nb_pkts = (uint16_t)RTE_MIN(txq->nb_tx_free, nb_pkts);
2174 if (unlikely(!nb_pkts))
2177 txq->nb_tx_free = (uint16_t)(txq->nb_tx_free - nb_pkts);
2178 if ((txq->tx_tail + nb_pkts) > txq->nb_tx_desc) {
2179 n = (uint16_t)(txq->nb_tx_desc - txq->tx_tail);
2180 ice_tx_fill_hw_ring(txq, tx_pkts, n);
2181 txr[txq->tx_next_rs].cmd_type_offset_bsz |=
2182 rte_cpu_to_le_64(((uint64_t)ICE_TX_DESC_CMD_RS) <<
2184 txq->tx_next_rs = (uint16_t)(txq->tx_rs_thresh - 1);
2188 /* Fill hardware descriptor ring with mbuf data */
2189 ice_tx_fill_hw_ring(txq, tx_pkts + n, (uint16_t)(nb_pkts - n));
2190 txq->tx_tail = (uint16_t)(txq->tx_tail + (nb_pkts - n));
2192 /* Determin if RS bit needs to be set */
2193 if (txq->tx_tail > txq->tx_next_rs) {
2194 txr[txq->tx_next_rs].cmd_type_offset_bsz |=
2195 rte_cpu_to_le_64(((uint64_t)ICE_TX_DESC_CMD_RS) <<
2198 (uint16_t)(txq->tx_next_rs + txq->tx_rs_thresh);
2199 if (txq->tx_next_rs >= txq->nb_tx_desc)
2200 txq->tx_next_rs = (uint16_t)(txq->tx_rs_thresh - 1);
2203 if (txq->tx_tail >= txq->nb_tx_desc)
2206 /* Update the tx tail register */
2208 ICE_PCI_REG_WRITE(txq->qtx_tail, txq->tx_tail);
2214 ice_xmit_pkts_simple(void *tx_queue,
2215 struct rte_mbuf **tx_pkts,
2220 if (likely(nb_pkts <= ICE_TX_MAX_BURST))
2221 return tx_xmit_pkts((struct ice_tx_queue *)tx_queue,
2225 uint16_t ret, num = (uint16_t)RTE_MIN(nb_pkts,
2228 ret = tx_xmit_pkts((struct ice_tx_queue *)tx_queue,
2229 &tx_pkts[nb_tx], num);
2230 nb_tx = (uint16_t)(nb_tx + ret);
2231 nb_pkts = (uint16_t)(nb_pkts - ret);
2239 void __attribute__((cold))
2240 ice_set_rx_function(struct rte_eth_dev *dev)
2242 PMD_INIT_FUNC_TRACE();
2243 struct ice_adapter *ad =
2244 ICE_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
2246 struct ice_rx_queue *rxq;
2248 bool use_avx2 = false;
2250 if (!ice_rx_vec_dev_check(dev)) {
2251 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2252 rxq = dev->data->rx_queues[i];
2253 (void)ice_rxq_vec_setup(rxq);
2256 if (rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX2) == 1 ||
2257 rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) == 1)
2260 if (dev->data->scattered_rx) {
2262 "Using %sVector Scattered Rx (port %d).",
2263 use_avx2 ? "avx2 " : "",
2264 dev->data->port_id);
2265 dev->rx_pkt_burst = use_avx2 ?
2266 ice_recv_scattered_pkts_vec_avx2 :
2267 ice_recv_scattered_pkts_vec;
2269 PMD_DRV_LOG(DEBUG, "Using %sVector Rx (port %d).",
2270 use_avx2 ? "avx2 " : "",
2271 dev->data->port_id);
2272 dev->rx_pkt_burst = use_avx2 ?
2273 ice_recv_pkts_vec_avx2 :
2281 if (dev->data->scattered_rx) {
2282 /* Set the non-LRO scattered function */
2284 "Using a Scattered function on port %d.",
2285 dev->data->port_id);
2286 dev->rx_pkt_burst = ice_recv_scattered_pkts;
2287 } else if (ad->rx_bulk_alloc_allowed) {
2289 "Rx Burst Bulk Alloc Preconditions are "
2290 "satisfied. Rx Burst Bulk Alloc function "
2291 "will be used on port %d.",
2292 dev->data->port_id);
2293 dev->rx_pkt_burst = ice_recv_pkts_bulk_alloc;
2296 "Rx Burst Bulk Alloc Preconditions are not "
2297 "satisfied, Normal Rx will be used on port %d.",
2298 dev->data->port_id);
2299 dev->rx_pkt_burst = ice_recv_pkts;
2303 /*********************************************************************
2307 **********************************************************************/
2308 /* The default values of TSO MSS */
2309 #define ICE_MIN_TSO_MSS 64
2310 #define ICE_MAX_TSO_MSS 9728
2311 #define ICE_MAX_TSO_FRAME_SIZE 262144
2313 ice_prep_pkts(__rte_unused void *tx_queue, struct rte_mbuf **tx_pkts,
2320 for (i = 0; i < nb_pkts; i++) {
2322 ol_flags = m->ol_flags;
2324 if (ol_flags & PKT_TX_TCP_SEG &&
2325 (m->tso_segsz < ICE_MIN_TSO_MSS ||
2326 m->tso_segsz > ICE_MAX_TSO_MSS ||
2327 m->pkt_len > ICE_MAX_TSO_FRAME_SIZE)) {
2329 * MSS outside the range are considered malicious
2331 rte_errno = -EINVAL;
2335 #ifdef RTE_LIBRTE_ETHDEV_DEBUG
2336 ret = rte_validate_tx_offload(m);
2342 ret = rte_net_intel_cksum_prepare(m);
2351 void __attribute__((cold))
2352 ice_set_tx_function(struct rte_eth_dev *dev)
2354 struct ice_adapter *ad =
2355 ICE_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
2357 struct ice_tx_queue *txq;
2359 bool use_avx2 = false;
2361 if (!ice_tx_vec_dev_check(dev)) {
2362 for (i = 0; i < dev->data->nb_tx_queues; i++) {
2363 txq = dev->data->tx_queues[i];
2364 (void)ice_txq_vec_setup(txq);
2367 if (rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX2) == 1 ||
2368 rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) == 1)
2371 PMD_DRV_LOG(DEBUG, "Using %sVector Tx (port %d).",
2372 use_avx2 ? "avx2 " : "",
2373 dev->data->port_id);
2374 dev->tx_pkt_burst = use_avx2 ?
2375 ice_xmit_pkts_vec_avx2 :
2377 dev->tx_pkt_prepare = NULL;
2383 if (ad->tx_simple_allowed) {
2384 PMD_INIT_LOG(DEBUG, "Simple tx finally be used.");
2385 dev->tx_pkt_burst = ice_xmit_pkts_simple;
2386 dev->tx_pkt_prepare = NULL;
2388 PMD_INIT_LOG(DEBUG, "Normal tx finally be used.");
2389 dev->tx_pkt_burst = ice_xmit_pkts;
2390 dev->tx_pkt_prepare = ice_prep_pkts;
2394 /* For each value it means, datasheet of hardware can tell more details
2396 * @note: fix ice_dev_supported_ptypes_get() if any change here.
2398 static inline uint32_t
2399 ice_get_default_pkt_type(uint16_t ptype)
2401 static const uint32_t type_table[ICE_MAX_PKT_TYPE]
2402 __rte_cache_aligned = {
2405 [1] = RTE_PTYPE_L2_ETHER,
2406 /* [2] - [5] reserved */
2407 [6] = RTE_PTYPE_L2_ETHER_LLDP,
2408 /* [7] - [10] reserved */
2409 [11] = RTE_PTYPE_L2_ETHER_ARP,
2410 /* [12] - [21] reserved */
2412 /* Non tunneled IPv4 */
2413 [22] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2415 [23] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2416 RTE_PTYPE_L4_NONFRAG,
2417 [24] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2420 [26] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2422 [27] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2424 [28] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2428 [29] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2429 RTE_PTYPE_TUNNEL_IP |
2430 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2431 RTE_PTYPE_INNER_L4_FRAG,
2432 [30] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2433 RTE_PTYPE_TUNNEL_IP |
2434 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2435 RTE_PTYPE_INNER_L4_NONFRAG,
2436 [31] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2437 RTE_PTYPE_TUNNEL_IP |
2438 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2439 RTE_PTYPE_INNER_L4_UDP,
2441 [33] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2442 RTE_PTYPE_TUNNEL_IP |
2443 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2444 RTE_PTYPE_INNER_L4_TCP,
2445 [34] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2446 RTE_PTYPE_TUNNEL_IP |
2447 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2448 RTE_PTYPE_INNER_L4_SCTP,
2449 [35] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2450 RTE_PTYPE_TUNNEL_IP |
2451 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2452 RTE_PTYPE_INNER_L4_ICMP,
2455 [36] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2456 RTE_PTYPE_TUNNEL_IP |
2457 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2458 RTE_PTYPE_INNER_L4_FRAG,
2459 [37] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2460 RTE_PTYPE_TUNNEL_IP |
2461 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2462 RTE_PTYPE_INNER_L4_NONFRAG,
2463 [38] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2464 RTE_PTYPE_TUNNEL_IP |
2465 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2466 RTE_PTYPE_INNER_L4_UDP,
2468 [40] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2469 RTE_PTYPE_TUNNEL_IP |
2470 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2471 RTE_PTYPE_INNER_L4_TCP,
2472 [41] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2473 RTE_PTYPE_TUNNEL_IP |
2474 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2475 RTE_PTYPE_INNER_L4_SCTP,
2476 [42] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2477 RTE_PTYPE_TUNNEL_IP |
2478 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2479 RTE_PTYPE_INNER_L4_ICMP,
2481 /* IPv4 --> GRE/Teredo/VXLAN */
2482 [43] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2483 RTE_PTYPE_TUNNEL_GRENAT,
2485 /* IPv4 --> GRE/Teredo/VXLAN --> IPv4 */
2486 [44] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2487 RTE_PTYPE_TUNNEL_GRENAT |
2488 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2489 RTE_PTYPE_INNER_L4_FRAG,
2490 [45] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2491 RTE_PTYPE_TUNNEL_GRENAT |
2492 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2493 RTE_PTYPE_INNER_L4_NONFRAG,
2494 [46] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2495 RTE_PTYPE_TUNNEL_GRENAT |
2496 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2497 RTE_PTYPE_INNER_L4_UDP,
2499 [48] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2500 RTE_PTYPE_TUNNEL_GRENAT |
2501 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2502 RTE_PTYPE_INNER_L4_TCP,
2503 [49] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2504 RTE_PTYPE_TUNNEL_GRENAT |
2505 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2506 RTE_PTYPE_INNER_L4_SCTP,
2507 [50] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2508 RTE_PTYPE_TUNNEL_GRENAT |
2509 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2510 RTE_PTYPE_INNER_L4_ICMP,
2512 /* IPv4 --> GRE/Teredo/VXLAN --> IPv6 */
2513 [51] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2514 RTE_PTYPE_TUNNEL_GRENAT |
2515 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2516 RTE_PTYPE_INNER_L4_FRAG,
2517 [52] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2518 RTE_PTYPE_TUNNEL_GRENAT |
2519 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2520 RTE_PTYPE_INNER_L4_NONFRAG,
2521 [53] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2522 RTE_PTYPE_TUNNEL_GRENAT |
2523 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2524 RTE_PTYPE_INNER_L4_UDP,
2526 [55] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2527 RTE_PTYPE_TUNNEL_GRENAT |
2528 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2529 RTE_PTYPE_INNER_L4_TCP,
2530 [56] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2531 RTE_PTYPE_TUNNEL_GRENAT |
2532 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2533 RTE_PTYPE_INNER_L4_SCTP,
2534 [57] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2535 RTE_PTYPE_TUNNEL_GRENAT |
2536 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2537 RTE_PTYPE_INNER_L4_ICMP,
2539 /* IPv4 --> GRE/Teredo/VXLAN --> MAC */
2540 [58] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2541 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
2543 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
2544 [59] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2545 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2546 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2547 RTE_PTYPE_INNER_L4_FRAG,
2548 [60] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2549 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2550 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2551 RTE_PTYPE_INNER_L4_NONFRAG,
2552 [61] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2553 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2554 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2555 RTE_PTYPE_INNER_L4_UDP,
2557 [63] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2558 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2559 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2560 RTE_PTYPE_INNER_L4_TCP,
2561 [64] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2562 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2563 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2564 RTE_PTYPE_INNER_L4_SCTP,
2565 [65] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2566 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2567 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2568 RTE_PTYPE_INNER_L4_ICMP,
2570 /* IPv4 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
2571 [66] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2572 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2573 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2574 RTE_PTYPE_INNER_L4_FRAG,
2575 [67] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2576 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2577 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2578 RTE_PTYPE_INNER_L4_NONFRAG,
2579 [68] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2580 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2581 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2582 RTE_PTYPE_INNER_L4_UDP,
2584 [70] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2585 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2586 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2587 RTE_PTYPE_INNER_L4_TCP,
2588 [71] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2589 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2590 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2591 RTE_PTYPE_INNER_L4_SCTP,
2592 [72] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2593 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2594 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2595 RTE_PTYPE_INNER_L4_ICMP,
2597 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN */
2598 [73] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2599 RTE_PTYPE_TUNNEL_GRENAT |
2600 RTE_PTYPE_INNER_L2_ETHER_VLAN,
2602 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
2603 [74] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2604 RTE_PTYPE_TUNNEL_GRENAT |
2605 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2606 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2607 RTE_PTYPE_INNER_L4_FRAG,
2608 [75] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2609 RTE_PTYPE_TUNNEL_GRENAT |
2610 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2611 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2612 RTE_PTYPE_INNER_L4_NONFRAG,
2613 [76] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2614 RTE_PTYPE_TUNNEL_GRENAT |
2615 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2616 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2617 RTE_PTYPE_INNER_L4_UDP,
2619 [78] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2620 RTE_PTYPE_TUNNEL_GRENAT |
2621 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2622 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2623 RTE_PTYPE_INNER_L4_TCP,
2624 [79] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2625 RTE_PTYPE_TUNNEL_GRENAT |
2626 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2627 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2628 RTE_PTYPE_INNER_L4_SCTP,
2629 [80] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2630 RTE_PTYPE_TUNNEL_GRENAT |
2631 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2632 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2633 RTE_PTYPE_INNER_L4_ICMP,
2635 /* IPv4 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
2636 [81] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2637 RTE_PTYPE_TUNNEL_GRENAT |
2638 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2639 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2640 RTE_PTYPE_INNER_L4_FRAG,
2641 [82] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2642 RTE_PTYPE_TUNNEL_GRENAT |
2643 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2644 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2645 RTE_PTYPE_INNER_L4_NONFRAG,
2646 [83] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2647 RTE_PTYPE_TUNNEL_GRENAT |
2648 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2649 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2650 RTE_PTYPE_INNER_L4_UDP,
2652 [85] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2653 RTE_PTYPE_TUNNEL_GRENAT |
2654 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2655 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2656 RTE_PTYPE_INNER_L4_TCP,
2657 [86] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2658 RTE_PTYPE_TUNNEL_GRENAT |
2659 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2660 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2661 RTE_PTYPE_INNER_L4_SCTP,
2662 [87] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2663 RTE_PTYPE_TUNNEL_GRENAT |
2664 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2665 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2666 RTE_PTYPE_INNER_L4_ICMP,
2668 /* Non tunneled IPv6 */
2669 [88] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2671 [89] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2672 RTE_PTYPE_L4_NONFRAG,
2673 [90] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2676 [92] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2678 [93] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2680 [94] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2684 [95] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2685 RTE_PTYPE_TUNNEL_IP |
2686 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2687 RTE_PTYPE_INNER_L4_FRAG,
2688 [96] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2689 RTE_PTYPE_TUNNEL_IP |
2690 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2691 RTE_PTYPE_INNER_L4_NONFRAG,
2692 [97] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2693 RTE_PTYPE_TUNNEL_IP |
2694 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2695 RTE_PTYPE_INNER_L4_UDP,
2697 [99] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2698 RTE_PTYPE_TUNNEL_IP |
2699 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2700 RTE_PTYPE_INNER_L4_TCP,
2701 [100] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2702 RTE_PTYPE_TUNNEL_IP |
2703 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2704 RTE_PTYPE_INNER_L4_SCTP,
2705 [101] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2706 RTE_PTYPE_TUNNEL_IP |
2707 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2708 RTE_PTYPE_INNER_L4_ICMP,
2711 [102] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2712 RTE_PTYPE_TUNNEL_IP |
2713 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2714 RTE_PTYPE_INNER_L4_FRAG,
2715 [103] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2716 RTE_PTYPE_TUNNEL_IP |
2717 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2718 RTE_PTYPE_INNER_L4_NONFRAG,
2719 [104] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2720 RTE_PTYPE_TUNNEL_IP |
2721 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2722 RTE_PTYPE_INNER_L4_UDP,
2723 /* [105] reserved */
2724 [106] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2725 RTE_PTYPE_TUNNEL_IP |
2726 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2727 RTE_PTYPE_INNER_L4_TCP,
2728 [107] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2729 RTE_PTYPE_TUNNEL_IP |
2730 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2731 RTE_PTYPE_INNER_L4_SCTP,
2732 [108] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2733 RTE_PTYPE_TUNNEL_IP |
2734 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2735 RTE_PTYPE_INNER_L4_ICMP,
2737 /* IPv6 --> GRE/Teredo/VXLAN */
2738 [109] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2739 RTE_PTYPE_TUNNEL_GRENAT,
2741 /* IPv6 --> GRE/Teredo/VXLAN --> IPv4 */
2742 [110] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2743 RTE_PTYPE_TUNNEL_GRENAT |
2744 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2745 RTE_PTYPE_INNER_L4_FRAG,
2746 [111] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2747 RTE_PTYPE_TUNNEL_GRENAT |
2748 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2749 RTE_PTYPE_INNER_L4_NONFRAG,
2750 [112] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2751 RTE_PTYPE_TUNNEL_GRENAT |
2752 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2753 RTE_PTYPE_INNER_L4_UDP,
2754 /* [113] reserved */
2755 [114] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2756 RTE_PTYPE_TUNNEL_GRENAT |
2757 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2758 RTE_PTYPE_INNER_L4_TCP,
2759 [115] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2760 RTE_PTYPE_TUNNEL_GRENAT |
2761 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2762 RTE_PTYPE_INNER_L4_SCTP,
2763 [116] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2764 RTE_PTYPE_TUNNEL_GRENAT |
2765 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2766 RTE_PTYPE_INNER_L4_ICMP,
2768 /* IPv6 --> GRE/Teredo/VXLAN --> IPv6 */
2769 [117] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2770 RTE_PTYPE_TUNNEL_GRENAT |
2771 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2772 RTE_PTYPE_INNER_L4_FRAG,
2773 [118] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2774 RTE_PTYPE_TUNNEL_GRENAT |
2775 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2776 RTE_PTYPE_INNER_L4_NONFRAG,
2777 [119] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2778 RTE_PTYPE_TUNNEL_GRENAT |
2779 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2780 RTE_PTYPE_INNER_L4_UDP,
2781 /* [120] reserved */
2782 [121] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2783 RTE_PTYPE_TUNNEL_GRENAT |
2784 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2785 RTE_PTYPE_INNER_L4_TCP,
2786 [122] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2787 RTE_PTYPE_TUNNEL_GRENAT |
2788 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2789 RTE_PTYPE_INNER_L4_SCTP,
2790 [123] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2791 RTE_PTYPE_TUNNEL_GRENAT |
2792 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2793 RTE_PTYPE_INNER_L4_ICMP,
2795 /* IPv6 --> GRE/Teredo/VXLAN --> MAC */
2796 [124] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2797 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER,
2799 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv4 */
2800 [125] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2801 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2802 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2803 RTE_PTYPE_INNER_L4_FRAG,
2804 [126] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2805 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2806 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2807 RTE_PTYPE_INNER_L4_NONFRAG,
2808 [127] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2809 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2810 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2811 RTE_PTYPE_INNER_L4_UDP,
2812 /* [128] reserved */
2813 [129] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2814 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2815 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2816 RTE_PTYPE_INNER_L4_TCP,
2817 [130] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2818 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2819 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2820 RTE_PTYPE_INNER_L4_SCTP,
2821 [131] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2822 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2823 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2824 RTE_PTYPE_INNER_L4_ICMP,
2826 /* IPv6 --> GRE/Teredo/VXLAN --> MAC --> IPv6 */
2827 [132] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2828 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2829 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2830 RTE_PTYPE_INNER_L4_FRAG,
2831 [133] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2832 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2833 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2834 RTE_PTYPE_INNER_L4_NONFRAG,
2835 [134] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2836 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2837 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2838 RTE_PTYPE_INNER_L4_UDP,
2839 /* [135] reserved */
2840 [136] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2841 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2842 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2843 RTE_PTYPE_INNER_L4_TCP,
2844 [137] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2845 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2846 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2847 RTE_PTYPE_INNER_L4_SCTP,
2848 [138] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2849 RTE_PTYPE_TUNNEL_GRENAT | RTE_PTYPE_INNER_L2_ETHER |
2850 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2851 RTE_PTYPE_INNER_L4_ICMP,
2853 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN */
2854 [139] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2855 RTE_PTYPE_TUNNEL_GRENAT |
2856 RTE_PTYPE_INNER_L2_ETHER_VLAN,
2858 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv4 */
2859 [140] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2860 RTE_PTYPE_TUNNEL_GRENAT |
2861 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2862 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2863 RTE_PTYPE_INNER_L4_FRAG,
2864 [141] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2865 RTE_PTYPE_TUNNEL_GRENAT |
2866 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2867 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2868 RTE_PTYPE_INNER_L4_NONFRAG,
2869 [142] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2870 RTE_PTYPE_TUNNEL_GRENAT |
2871 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2872 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2873 RTE_PTYPE_INNER_L4_UDP,
2874 /* [143] reserved */
2875 [144] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2876 RTE_PTYPE_TUNNEL_GRENAT |
2877 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2878 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2879 RTE_PTYPE_INNER_L4_TCP,
2880 [145] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2881 RTE_PTYPE_TUNNEL_GRENAT |
2882 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2883 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2884 RTE_PTYPE_INNER_L4_SCTP,
2885 [146] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2886 RTE_PTYPE_TUNNEL_GRENAT |
2887 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2888 RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN |
2889 RTE_PTYPE_INNER_L4_ICMP,
2891 /* IPv6 --> GRE/Teredo/VXLAN --> MAC/VLAN --> IPv6 */
2892 [147] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2893 RTE_PTYPE_TUNNEL_GRENAT |
2894 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2895 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2896 RTE_PTYPE_INNER_L4_FRAG,
2897 [148] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2898 RTE_PTYPE_TUNNEL_GRENAT |
2899 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2900 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2901 RTE_PTYPE_INNER_L4_NONFRAG,
2902 [149] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2903 RTE_PTYPE_TUNNEL_GRENAT |
2904 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2905 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2906 RTE_PTYPE_INNER_L4_UDP,
2907 /* [150] reserved */
2908 [151] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2909 RTE_PTYPE_TUNNEL_GRENAT |
2910 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2911 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2912 RTE_PTYPE_INNER_L4_TCP,
2913 [152] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2914 RTE_PTYPE_TUNNEL_GRENAT |
2915 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2916 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2917 RTE_PTYPE_INNER_L4_SCTP,
2918 [153] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2919 RTE_PTYPE_TUNNEL_GRENAT |
2920 RTE_PTYPE_INNER_L2_ETHER_VLAN |
2921 RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN |
2922 RTE_PTYPE_INNER_L4_ICMP,
2923 /* [154] - [255] reserved */
2924 [256] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2925 RTE_PTYPE_TUNNEL_GTPC,
2926 [257] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2927 RTE_PTYPE_TUNNEL_GTPC,
2928 [258] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2929 RTE_PTYPE_TUNNEL_GTPU,
2930 [259] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4_EXT_UNKNOWN |
2931 RTE_PTYPE_TUNNEL_GTPU,
2932 /* [260] - [263] reserved */
2933 [264] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2934 RTE_PTYPE_TUNNEL_GTPC,
2935 [265] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2936 RTE_PTYPE_TUNNEL_GTPC,
2937 [266] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2938 RTE_PTYPE_TUNNEL_GTPU,
2939 [267] = RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV6_EXT_UNKNOWN |
2940 RTE_PTYPE_TUNNEL_GTPU,
2942 /* All others reserved */
2945 return type_table[ptype];
2948 void __attribute__((cold))
2949 ice_set_default_ptype_table(struct rte_eth_dev *dev)
2951 struct ice_adapter *ad =
2952 ICE_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
2955 for (i = 0; i < ICE_MAX_PKT_TYPE; i++)
2956 ad->ptype_tbl[i] = ice_get_default_pkt_type(i);