1 /*******************************************************************************
3 Copyright (c) 2001-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
35 #include "ixgbe_api.h"
36 #include "ixgbe_type.h"
39 #ifndef IXGBE_VFWRITE_REG
40 #define IXGBE_VFWRITE_REG IXGBE_WRITE_REG
42 #ifndef IXGBE_VFREAD_REG
43 #define IXGBE_VFREAD_REG IXGBE_READ_REG
47 * ixgbe_init_ops_vf - Initialize the pointers for vf
48 * @hw: pointer to hardware structure
50 * This will assign function pointers, adapter-specific functions can
51 * override the assignment of generic function pointers by assigning
52 * their own adapter-specific function pointers.
53 * Does not touch the hardware.
55 s32 ixgbe_init_ops_vf(struct ixgbe_hw *hw)
58 hw->mac.ops.init_hw = ixgbe_init_hw_vf;
59 hw->mac.ops.reset_hw = ixgbe_reset_hw_vf;
60 hw->mac.ops.start_hw = ixgbe_start_hw_vf;
61 /* Cannot clear stats on VF */
62 hw->mac.ops.clear_hw_cntrs = NULL;
63 hw->mac.ops.get_media_type = NULL;
64 hw->mac.ops.get_mac_addr = ixgbe_get_mac_addr_vf;
65 hw->mac.ops.stop_adapter = ixgbe_stop_adapter_vf;
66 hw->mac.ops.get_bus_info = NULL;
69 hw->mac.ops.setup_link = ixgbe_setup_mac_link_vf;
70 hw->mac.ops.check_link = ixgbe_check_mac_link_vf;
71 hw->mac.ops.get_link_capabilities = NULL;
73 /* RAR, Multicast, VLAN */
74 hw->mac.ops.set_rar = ixgbe_set_rar_vf;
75 hw->mac.ops.set_uc_addr = ixgbevf_set_uc_addr_vf;
76 hw->mac.ops.init_rx_addrs = NULL;
77 hw->mac.ops.update_mc_addr_list = ixgbe_update_mc_addr_list_vf;
78 hw->mac.ops.enable_mc = NULL;
79 hw->mac.ops.disable_mc = NULL;
80 hw->mac.ops.clear_vfta = NULL;
81 hw->mac.ops.set_vfta = ixgbe_set_vfta_vf;
83 hw->mac.max_tx_queues = 1;
84 hw->mac.max_rx_queues = 1;
86 hw->mbx.ops.init_params = ixgbe_init_mbx_params_vf;
91 /* ixgbe_virt_clr_reg - Set register to default (power on) state.
92 * @hw: pointer to hardware structure
94 static void ixgbe_virt_clr_reg(struct ixgbe_hw *hw)
101 /* VRSRRCTL default values (BSIZEPACKET = 2048, BSIZEHEADER = 256) */
102 vfsrrctl = 0x100 << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT;
103 vfsrrctl |= 0x800 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
105 /* DCA_RXCTRL default value */
106 vfdca_rxctrl = IXGBE_DCA_RXCTRL_DESC_RRO_EN |
107 IXGBE_DCA_RXCTRL_DATA_WRO_EN |
108 IXGBE_DCA_RXCTRL_HEAD_WRO_EN;
110 /* DCA_TXCTRL default value */
111 vfdca_txctrl = IXGBE_DCA_TXCTRL_DESC_RRO_EN |
112 IXGBE_DCA_TXCTRL_DESC_WRO_EN |
113 IXGBE_DCA_TXCTRL_DATA_RRO_EN;
115 IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, 0);
117 for (i = 0; i < 7; i++) {
118 IXGBE_WRITE_REG(hw, IXGBE_VFRDH(i), 0);
119 IXGBE_WRITE_REG(hw, IXGBE_VFRDT(i), 0);
120 IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(i), 0);
121 IXGBE_WRITE_REG(hw, IXGBE_VFSRRCTL(i), vfsrrctl);
122 IXGBE_WRITE_REG(hw, IXGBE_VFTDH(i), 0);
123 IXGBE_WRITE_REG(hw, IXGBE_VFTDT(i), 0);
124 IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(i), 0);
125 IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAH(i), 0);
126 IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAL(i), 0);
127 IXGBE_WRITE_REG(hw, IXGBE_VFDCA_RXCTRL(i), vfdca_rxctrl);
128 IXGBE_WRITE_REG(hw, IXGBE_VFDCA_TXCTRL(i), vfdca_txctrl);
131 IXGBE_WRITE_FLUSH(hw);
135 * ixgbe_start_hw_vf - Prepare hardware for Tx/Rx
136 * @hw: pointer to hardware structure
138 * Starts the hardware by filling the bus info structure and media type, clears
139 * all on chip counters, initializes receive address registers, multicast
140 * table, VLAN filter table, calls routine to set up link and flow control
141 * settings, and leaves transmit and receive units disabled and uninitialized
143 s32 ixgbe_start_hw_vf(struct ixgbe_hw *hw)
145 /* Clear adapter stopped flag */
146 hw->adapter_stopped = false;
148 return IXGBE_SUCCESS;
152 * ixgbe_init_hw_vf - virtual function hardware initialization
153 * @hw: pointer to hardware structure
155 * Initialize the hardware by resetting the hardware and then starting
158 s32 ixgbe_init_hw_vf(struct ixgbe_hw *hw)
160 s32 status = hw->mac.ops.start_hw(hw);
162 hw->mac.ops.get_mac_addr(hw, hw->mac.addr);
168 * ixgbe_reset_hw_vf - Performs hardware reset
169 * @hw: pointer to hardware structure
171 * Resets the hardware by reseting the transmit and receive units, masks and
172 * clears all interrupts.
174 s32 ixgbe_reset_hw_vf(struct ixgbe_hw *hw)
176 struct ixgbe_mbx_info *mbx = &hw->mbx;
177 u32 timeout = IXGBE_VF_INIT_TIMEOUT;
178 s32 ret_val = IXGBE_ERR_INVALID_MAC_ADDR;
179 u32 msgbuf[IXGBE_VF_PERMADDR_MSG_LEN];
180 u8 *addr = (u8 *)(&msgbuf[1]);
182 DEBUGFUNC("ixgbevf_reset_hw_vf");
184 /* Call adapter stop to disable tx/rx and clear interrupts */
185 hw->mac.ops.stop_adapter(hw);
187 /* reset the api version */
188 hw->api_version = ixgbe_mbox_api_10;
190 DEBUGOUT("Issuing a function level reset to MAC\n");
192 IXGBE_VFWRITE_REG(hw, IXGBE_VFCTRL, IXGBE_CTRL_RST);
193 IXGBE_WRITE_FLUSH(hw);
197 /* we cannot reset while the RSTI / RSTD bits are asserted */
198 while (!mbx->ops.check_for_rst(hw, 0) && timeout) {
204 return IXGBE_ERR_RESET_FAILED;
206 /* Reset VF registers to initial values */
207 ixgbe_virt_clr_reg(hw);
209 /* mailbox timeout can now become active */
210 mbx->timeout = IXGBE_VF_MBX_INIT_TIMEOUT;
212 msgbuf[0] = IXGBE_VF_RESET;
213 mbx->ops.write_posted(hw, msgbuf, 1, 0);
218 * set our "perm_addr" based on info provided by PF
219 * also set up the mc_filter_type which is piggy backed
220 * on the mac address in word 3
222 ret_val = mbx->ops.read_posted(hw, msgbuf,
223 IXGBE_VF_PERMADDR_MSG_LEN, 0);
227 if (msgbuf[0] != (IXGBE_VF_RESET | IXGBE_VT_MSGTYPE_ACK) &&
228 msgbuf[0] != (IXGBE_VF_RESET | IXGBE_VT_MSGTYPE_NACK))
229 return IXGBE_ERR_INVALID_MAC_ADDR;
231 memcpy(hw->mac.perm_addr, addr, IXGBE_ETH_LENGTH_OF_ADDRESS);
232 hw->mac.mc_filter_type = msgbuf[IXGBE_VF_MC_TYPE_WORD];
238 * ixgbe_stop_adapter_vf - Generic stop Tx/Rx units
239 * @hw: pointer to hardware structure
241 * Sets the adapter_stopped flag within ixgbe_hw struct. Clears interrupts,
242 * disables transmit and receive units. The adapter_stopped flag is used by
243 * the shared code and drivers to determine if the adapter is in a stopped
244 * state and should not touch the hardware.
246 s32 ixgbe_stop_adapter_vf(struct ixgbe_hw *hw)
252 * Set the adapter_stopped flag so other driver functions stop touching
255 hw->adapter_stopped = true;
257 /* Clear interrupt mask to stop from interrupts being generated */
258 IXGBE_VFWRITE_REG(hw, IXGBE_VTEIMC, IXGBE_VF_IRQ_CLEAR_MASK);
260 /* Clear any pending interrupts, flush previous writes */
261 IXGBE_VFREAD_REG(hw, IXGBE_VTEICR);
263 /* Disable the transmit unit. Each queue must be disabled. */
264 for (i = 0; i < hw->mac.max_tx_queues; i++)
265 IXGBE_VFWRITE_REG(hw, IXGBE_VFTXDCTL(i), IXGBE_TXDCTL_SWFLSH);
267 /* Disable the receive unit by stopping each queue */
268 for (i = 0; i < hw->mac.max_rx_queues; i++) {
269 reg_val = IXGBE_VFREAD_REG(hw, IXGBE_VFRXDCTL(i));
270 reg_val &= ~IXGBE_RXDCTL_ENABLE;
271 IXGBE_VFWRITE_REG(hw, IXGBE_VFRXDCTL(i), reg_val);
273 /* Clear packet split and pool config */
274 IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, 0);
276 /* flush all queues disables */
277 IXGBE_WRITE_FLUSH(hw);
280 return IXGBE_SUCCESS;
284 * ixgbe_mta_vector - Determines bit-vector in multicast table to set
285 * @hw: pointer to hardware structure
286 * @mc_addr: the multicast address
288 * Extracts the 12 bits, from a multicast address, to determine which
289 * bit-vector to set in the multicast table. The hardware uses 12 bits, from
290 * incoming rx multicast addresses, to determine the bit-vector to check in
291 * the MTA. Which of the 4 combination, of 12-bits, the hardware uses is set
292 * by the MO field of the MCSTCTRL. The MO field is set during initialization
295 STATIC s32 ixgbe_mta_vector(struct ixgbe_hw *hw, u8 *mc_addr)
299 switch (hw->mac.mc_filter_type) {
300 case 0: /* use bits [47:36] of the address */
301 vector = ((mc_addr[4] >> 4) | (((u16)mc_addr[5]) << 4));
303 case 1: /* use bits [46:35] of the address */
304 vector = ((mc_addr[4] >> 3) | (((u16)mc_addr[5]) << 5));
306 case 2: /* use bits [45:34] of the address */
307 vector = ((mc_addr[4] >> 2) | (((u16)mc_addr[5]) << 6));
309 case 3: /* use bits [43:32] of the address */
310 vector = ((mc_addr[4]) | (((u16)mc_addr[5]) << 8));
312 default: /* Invalid mc_filter_type */
313 DEBUGOUT("MC filter type param set incorrectly\n");
318 /* vector can only be 12-bits or boundary will be exceeded */
323 STATIC void ixgbevf_write_msg_read_ack(struct ixgbe_hw *hw,
326 struct ixgbe_mbx_info *mbx = &hw->mbx;
327 u32 retmsg[IXGBE_VFMAILBOX_SIZE];
328 s32 retval = mbx->ops.write_posted(hw, msg, size, 0);
331 mbx->ops.read_posted(hw, retmsg, size, 0);
335 * ixgbe_set_rar_vf - set device MAC address
336 * @hw: pointer to hardware structure
337 * @index: Receive address register to write
338 * @addr: Address to put into receive address register
339 * @vmdq: VMDq "set" or "pool" index
340 * @enable_addr: set flag that address is active
342 s32 ixgbe_set_rar_vf(struct ixgbe_hw *hw, u32 index, u8 *addr, u32 vmdq,
345 struct ixgbe_mbx_info *mbx = &hw->mbx;
347 u8 *msg_addr = (u8 *)(&msgbuf[1]);
349 UNREFERENCED_3PARAMETER(vmdq, enable_addr, index);
351 memset(msgbuf, 0, 12);
352 msgbuf[0] = IXGBE_VF_SET_MAC_ADDR;
353 memcpy(msg_addr, addr, 6);
354 ret_val = mbx->ops.write_posted(hw, msgbuf, 3, 0);
357 ret_val = mbx->ops.read_posted(hw, msgbuf, 3, 0);
359 msgbuf[0] &= ~IXGBE_VT_MSGTYPE_CTS;
361 /* if nacked the address was rejected, use "perm_addr" */
363 (msgbuf[0] == (IXGBE_VF_SET_MAC_ADDR | IXGBE_VT_MSGTYPE_NACK)))
364 ixgbe_get_mac_addr_vf(hw, hw->mac.addr);
370 * ixgbe_update_mc_addr_list_vf - Update Multicast addresses
371 * @hw: pointer to the HW structure
372 * @mc_addr_list: array of multicast addresses to program
373 * @mc_addr_count: number of multicast addresses to program
374 * @next: caller supplied function to return next address in list
376 * Updates the Multicast Table Array.
378 s32 ixgbe_update_mc_addr_list_vf(struct ixgbe_hw *hw, u8 *mc_addr_list,
379 u32 mc_addr_count, ixgbe_mc_addr_itr next,
382 struct ixgbe_mbx_info *mbx = &hw->mbx;
383 u32 msgbuf[IXGBE_VFMAILBOX_SIZE];
384 u16 *vector_list = (u16 *)&msgbuf[1];
389 UNREFERENCED_1PARAMETER(clear);
391 DEBUGFUNC("ixgbe_update_mc_addr_list_vf");
393 /* Each entry in the list uses 1 16 bit word. We have 30
394 * 16 bit words available in our HW msg buffer (minus 1 for the
395 * msg type). That's 30 hash values if we pack 'em right. If
396 * there are more than 30 MC addresses to add then punt the
397 * extras for now and then add code to handle more than 30 later.
398 * It would be unusual for a server to request that many multi-cast
399 * addresses except for in large enterprise network environments.
402 DEBUGOUT1("MC Addr Count = %d\n", mc_addr_count);
404 cnt = (mc_addr_count > 30) ? 30 : mc_addr_count;
405 msgbuf[0] = IXGBE_VF_SET_MULTICAST;
406 msgbuf[0] |= cnt << IXGBE_VT_MSGINFO_SHIFT;
408 for (i = 0; i < cnt; i++) {
409 vector = ixgbe_mta_vector(hw, next(hw, &mc_addr_list, &vmdq));
410 DEBUGOUT1("Hash value = 0x%03X\n", vector);
411 vector_list[i] = (u16)vector;
414 return mbx->ops.write_posted(hw, msgbuf, IXGBE_VFMAILBOX_SIZE, 0);
418 * ixgbe_set_vfta_vf - Set/Unset vlan filter table address
419 * @hw: pointer to the HW structure
420 * @vlan: 12 bit VLAN ID
421 * @vind: unused by VF drivers
422 * @vlan_on: if true then set bit, else clear bit
424 s32 ixgbe_set_vfta_vf(struct ixgbe_hw *hw, u32 vlan, u32 vind, bool vlan_on)
426 struct ixgbe_mbx_info *mbx = &hw->mbx;
429 UNREFERENCED_1PARAMETER(vind);
431 msgbuf[0] = IXGBE_VF_SET_VLAN;
433 /* Setting the 8 bit field MSG INFO to TRUE indicates "add" */
434 msgbuf[0] |= vlan_on << IXGBE_VT_MSGINFO_SHIFT;
436 ret_val = mbx->ops.write_posted(hw, msgbuf, 2, 0);
438 ret_val = mbx->ops.read_posted(hw, msgbuf, 1, 0);
440 if (!ret_val && (msgbuf[0] & IXGBE_VT_MSGTYPE_ACK))
441 return IXGBE_SUCCESS;
443 return ret_val | (msgbuf[0] & IXGBE_VT_MSGTYPE_NACK);
447 * ixgbe_get_num_of_tx_queues_vf - Get number of TX queues
448 * @hw: pointer to hardware structure
450 * Returns the number of transmit queues for the given adapter.
452 u32 ixgbe_get_num_of_tx_queues_vf(struct ixgbe_hw *hw)
454 UNREFERENCED_1PARAMETER(hw);
455 return IXGBE_VF_MAX_TX_QUEUES;
459 * ixgbe_get_num_of_rx_queues_vf - Get number of RX queues
460 * @hw: pointer to hardware structure
462 * Returns the number of receive queues for the given adapter.
464 u32 ixgbe_get_num_of_rx_queues_vf(struct ixgbe_hw *hw)
466 UNREFERENCED_1PARAMETER(hw);
467 return IXGBE_VF_MAX_RX_QUEUES;
471 * ixgbe_get_mac_addr_vf - Read device MAC address
472 * @hw: pointer to the HW structure
474 s32 ixgbe_get_mac_addr_vf(struct ixgbe_hw *hw, u8 *mac_addr)
478 for (i = 0; i < IXGBE_ETH_LENGTH_OF_ADDRESS; i++)
479 mac_addr[i] = hw->mac.perm_addr[i];
481 return IXGBE_SUCCESS;
484 s32 ixgbevf_set_uc_addr_vf(struct ixgbe_hw *hw, u32 index, u8 *addr)
486 struct ixgbe_mbx_info *mbx = &hw->mbx;
488 u8 *msg_addr = (u8 *)(&msgbuf[1]);
491 memset(msgbuf, 0, sizeof(msgbuf));
493 * If index is one then this is the start of a new list and needs
494 * indication to the PF so it can do it's own list management.
495 * If it is zero then that tells the PF to just clear all of
496 * this VF's macvlans and there is no new list.
498 msgbuf[0] |= index << IXGBE_VT_MSGINFO_SHIFT;
499 msgbuf[0] |= IXGBE_VF_SET_MACVLAN;
501 memcpy(msg_addr, addr, 6);
502 ret_val = mbx->ops.write_posted(hw, msgbuf, 3, 0);
505 ret_val = mbx->ops.read_posted(hw, msgbuf, 3, 0);
507 msgbuf[0] &= ~IXGBE_VT_MSGTYPE_CTS;
510 if (msgbuf[0] == (IXGBE_VF_SET_MACVLAN | IXGBE_VT_MSGTYPE_NACK))
511 ret_val = IXGBE_ERR_OUT_OF_MEM;
517 * ixgbe_setup_mac_link_vf - Setup MAC link settings
518 * @hw: pointer to hardware structure
519 * @speed: new link speed
520 * @autoneg: true if autonegotiation enabled
521 * @autoneg_wait_to_complete: true when waiting for completion is needed
523 * Set the link speed in the AUTOC register and restarts link.
525 s32 ixgbe_setup_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed speed,
526 bool autoneg_wait_to_complete)
528 UNREFERENCED_3PARAMETER(hw, speed, autoneg_wait_to_complete);
529 return IXGBE_SUCCESS;
533 * ixgbe_check_mac_link_vf - Get link/speed status
534 * @hw: pointer to hardware structure
535 * @speed: pointer to link speed
536 * @link_up: true is link is up, false otherwise
537 * @autoneg_wait_to_complete: true when waiting for completion is needed
539 * Reads the links register to determine if link is up and the current speed
541 s32 ixgbe_check_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
542 bool *link_up, bool autoneg_wait_to_complete)
544 struct ixgbe_mbx_info *mbx = &hw->mbx;
545 struct ixgbe_mac_info *mac = &hw->mac;
546 s32 ret_val = IXGBE_SUCCESS;
549 UNREFERENCED_1PARAMETER(autoneg_wait_to_complete);
551 /* If we were hit with a reset drop the link */
552 if (!mbx->ops.check_for_rst(hw, 0) || !mbx->timeout)
553 mac->get_link_status = true;
555 if (!mac->get_link_status)
558 /* if link status is down no point in checking to see if pf is up */
559 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
560 if (!(links_reg & IXGBE_LINKS_UP))
563 /* for SFP+ modules and DA cables on 82599 it can take up to 500usecs
564 * before the link status is correct
566 if (mac->type == ixgbe_mac_82599_vf) {
569 for (i = 0; i < 5; i++) {
571 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
573 if (!(links_reg & IXGBE_LINKS_UP))
578 switch (links_reg & IXGBE_LINKS_SPEED_82599) {
579 case IXGBE_LINKS_SPEED_10G_82599:
580 *speed = IXGBE_LINK_SPEED_10GB_FULL;
582 case IXGBE_LINKS_SPEED_1G_82599:
583 *speed = IXGBE_LINK_SPEED_1GB_FULL;
585 case IXGBE_LINKS_SPEED_100_82599:
586 *speed = IXGBE_LINK_SPEED_100_FULL;
590 /* if the read failed it could just be a mailbox collision, best wait
591 * until we are called again and don't report an error
593 if (mbx->ops.read(hw, &in_msg, 1, 0))
596 if (!(in_msg & IXGBE_VT_MSGTYPE_CTS)) {
597 /* msg is not CTS and is NACK we must have lost CTS status */
598 if (in_msg & IXGBE_VT_MSGTYPE_NACK)
603 /* the pf is talking, if we timed out in the past we reinit */
609 /* if we passed all the tests above then the link is up and we no
610 * longer need to check for link
612 mac->get_link_status = false;
615 *link_up = !mac->get_link_status;
620 * ixgbevf_rlpml_set_vf - Set the maximum receive packet length
621 * @hw: pointer to the HW structure
622 * @max_size: value to assign to max frame size
624 void ixgbevf_rlpml_set_vf(struct ixgbe_hw *hw, u16 max_size)
628 msgbuf[0] = IXGBE_VF_SET_LPE;
629 msgbuf[1] = max_size;
630 ixgbevf_write_msg_read_ack(hw, msgbuf, 2);
634 * ixgbevf_negotiate_api_version - Negotiate supported API version
635 * @hw: pointer to the HW structure
636 * @api: integer containing requested API version
638 int ixgbevf_negotiate_api_version(struct ixgbe_hw *hw, int api)
643 /* Negotiate the mailbox API version */
644 msg[0] = IXGBE_VF_API_NEGOTIATE;
647 err = hw->mbx.ops.write_posted(hw, msg, 3, 0);
650 err = hw->mbx.ops.read_posted(hw, msg, 3, 0);
653 msg[0] &= ~IXGBE_VT_MSGTYPE_CTS;
655 /* Store value and return 0 on success */
656 if (msg[0] == (IXGBE_VF_API_NEGOTIATE | IXGBE_VT_MSGTYPE_ACK)) {
657 hw->api_version = api;
661 err = IXGBE_ERR_INVALID_ARGUMENT;
667 int ixgbevf_get_queues(struct ixgbe_hw *hw, unsigned int *num_tcs,
668 unsigned int *default_tc)
673 /* do nothing if API doesn't support ixgbevf_get_queues */
674 switch (hw->api_version) {
675 case ixgbe_mbox_api_11:
681 /* Fetch queue configuration from the PF */
682 msg[0] = IXGBE_VF_GET_QUEUES;
683 msg[1] = msg[2] = msg[3] = msg[4] = 0;
684 err = hw->mbx.ops.write_posted(hw, msg, 5, 0);
687 err = hw->mbx.ops.read_posted(hw, msg, 5, 0);
690 msg[0] &= ~IXGBE_VT_MSGTYPE_CTS;
693 * if we we didn't get an ACK there must have been
694 * some sort of mailbox error so we should treat it
697 if (msg[0] != (IXGBE_VF_GET_QUEUES | IXGBE_VT_MSGTYPE_ACK))
698 return IXGBE_ERR_MBX;
700 /* record and validate values from message */
701 hw->mac.max_tx_queues = msg[IXGBE_VF_TX_QUEUES];
702 if (hw->mac.max_tx_queues == 0 ||
703 hw->mac.max_tx_queues > IXGBE_VF_MAX_TX_QUEUES)
704 hw->mac.max_tx_queues = IXGBE_VF_MAX_TX_QUEUES;
706 hw->mac.max_rx_queues = msg[IXGBE_VF_RX_QUEUES];
707 if (hw->mac.max_rx_queues == 0 ||
708 hw->mac.max_rx_queues > IXGBE_VF_MAX_RX_QUEUES)
709 hw->mac.max_rx_queues = IXGBE_VF_MAX_RX_QUEUES;
711 *num_tcs = msg[IXGBE_VF_TRANS_VLAN];
712 /* in case of unknown state assume we cannot tag frames */
713 if (*num_tcs > hw->mac.max_rx_queues)
716 *default_tc = msg[IXGBE_VF_DEF_QUEUE];
717 /* default to queue 0 on out-of-bounds queue number */
718 if (*default_tc >= hw->mac.max_tx_queues)