1 /*******************************************************************************
3 Copyright (c) 2001-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #include "ixgbe_x550.h"
35 #include "ixgbe_x540.h"
36 #include "ixgbe_type.h"
37 #include "ixgbe_api.h"
38 #include "ixgbe_common.h"
39 #include "ixgbe_phy.h"
41 STATIC s32 ixgbe_setup_ixfi_x550em(struct ixgbe_hw *hw, ixgbe_link_speed *speed);
42 STATIC s32 ixgbe_acquire_swfw_sync_X550a(struct ixgbe_hw *, u32 mask);
43 STATIC void ixgbe_release_swfw_sync_X550a(struct ixgbe_hw *, u32 mask);
44 STATIC s32 ixgbe_read_mng_if_sel_x550em(struct ixgbe_hw *hw);
47 * ixgbe_init_ops_X550 - Inits func ptrs and MAC type
48 * @hw: pointer to hardware structure
50 * Initialize the function pointers and assign the MAC type for X550.
51 * Does not touch the hardware.
53 s32 ixgbe_init_ops_X550(struct ixgbe_hw *hw)
55 struct ixgbe_mac_info *mac = &hw->mac;
56 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
59 DEBUGFUNC("ixgbe_init_ops_X550");
61 ret_val = ixgbe_init_ops_X540(hw);
62 mac->ops.dmac_config = ixgbe_dmac_config_X550;
63 mac->ops.dmac_config_tcs = ixgbe_dmac_config_tcs_X550;
64 mac->ops.dmac_update_tcs = ixgbe_dmac_update_tcs_X550;
65 mac->ops.setup_eee = NULL;
66 mac->ops.set_source_address_pruning =
67 ixgbe_set_source_address_pruning_X550;
68 mac->ops.set_ethertype_anti_spoofing =
69 ixgbe_set_ethertype_anti_spoofing_X550;
71 mac->ops.get_rtrup2tc = ixgbe_dcb_get_rtrup2tc_generic;
72 eeprom->ops.init_params = ixgbe_init_eeprom_params_X550;
73 eeprom->ops.calc_checksum = ixgbe_calc_eeprom_checksum_X550;
74 eeprom->ops.read = ixgbe_read_ee_hostif_X550;
75 eeprom->ops.read_buffer = ixgbe_read_ee_hostif_buffer_X550;
76 eeprom->ops.write = ixgbe_write_ee_hostif_X550;
77 eeprom->ops.write_buffer = ixgbe_write_ee_hostif_buffer_X550;
78 eeprom->ops.update_checksum = ixgbe_update_eeprom_checksum_X550;
79 eeprom->ops.validate_checksum = ixgbe_validate_eeprom_checksum_X550;
81 mac->ops.disable_mdd = ixgbe_disable_mdd_X550;
82 mac->ops.enable_mdd = ixgbe_enable_mdd_X550;
83 mac->ops.mdd_event = ixgbe_mdd_event_X550;
84 mac->ops.restore_mdd_vf = ixgbe_restore_mdd_vf_X550;
85 mac->ops.disable_rx = ixgbe_disable_rx_x550;
86 /* Manageability interface */
87 mac->ops.set_fw_drv_ver = ixgbe_set_fw_drv_ver_x550;
88 switch (hw->device_id) {
89 case IXGBE_DEV_ID_X550EM_X_10G_T:
90 case IXGBE_DEV_ID_X550EM_A_10G_T:
91 hw->mac.ops.led_on = ixgbe_led_on_t_X550em;
92 hw->mac.ops.led_off = ixgbe_led_off_t_X550em;
101 * ixgbe_read_cs4227 - Read CS4227 register
102 * @hw: pointer to hardware structure
103 * @reg: register number to write
104 * @value: pointer to receive value read
106 * Returns status code
108 STATIC s32 ixgbe_read_cs4227(struct ixgbe_hw *hw, u16 reg, u16 *value)
110 return hw->link.ops.read_link_unlocked(hw, hw->link.addr, reg, value);
114 * ixgbe_write_cs4227 - Write CS4227 register
115 * @hw: pointer to hardware structure
116 * @reg: register number to write
117 * @value: value to write to register
119 * Returns status code
121 STATIC s32 ixgbe_write_cs4227(struct ixgbe_hw *hw, u16 reg, u16 value)
123 return hw->link.ops.write_link_unlocked(hw, hw->link.addr, reg, value);
127 * ixgbe_read_pe - Read register from port expander
128 * @hw: pointer to hardware structure
129 * @reg: register number to read
130 * @value: pointer to receive read value
132 * Returns status code
134 STATIC s32 ixgbe_read_pe(struct ixgbe_hw *hw, u8 reg, u8 *value)
138 status = ixgbe_read_i2c_byte_unlocked(hw, reg, IXGBE_PE, value);
139 if (status != IXGBE_SUCCESS)
140 ERROR_REPORT2(IXGBE_ERROR_CAUTION,
141 "port expander access failed with %d\n", status);
146 * ixgbe_write_pe - Write register to port expander
147 * @hw: pointer to hardware structure
148 * @reg: register number to write
149 * @value: value to write
151 * Returns status code
153 STATIC s32 ixgbe_write_pe(struct ixgbe_hw *hw, u8 reg, u8 value)
157 status = ixgbe_write_i2c_byte_unlocked(hw, reg, IXGBE_PE, value);
158 if (status != IXGBE_SUCCESS)
159 ERROR_REPORT2(IXGBE_ERROR_CAUTION,
160 "port expander access failed with %d\n", status);
165 * ixgbe_reset_cs4227 - Reset CS4227 using port expander
166 * @hw: pointer to hardware structure
168 * This function assumes that the caller has acquired the proper semaphore.
171 STATIC s32 ixgbe_reset_cs4227(struct ixgbe_hw *hw)
178 /* Trigger hard reset. */
179 status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, ®);
180 if (status != IXGBE_SUCCESS)
182 reg |= IXGBE_PE_BIT1;
183 status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
184 if (status != IXGBE_SUCCESS)
187 status = ixgbe_read_pe(hw, IXGBE_PE_CONFIG, ®);
188 if (status != IXGBE_SUCCESS)
190 reg &= ~IXGBE_PE_BIT1;
191 status = ixgbe_write_pe(hw, IXGBE_PE_CONFIG, reg);
192 if (status != IXGBE_SUCCESS)
195 status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, ®);
196 if (status != IXGBE_SUCCESS)
198 reg &= ~IXGBE_PE_BIT1;
199 status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
200 if (status != IXGBE_SUCCESS)
203 usec_delay(IXGBE_CS4227_RESET_HOLD);
205 status = ixgbe_read_pe(hw, IXGBE_PE_OUTPUT, ®);
206 if (status != IXGBE_SUCCESS)
208 reg |= IXGBE_PE_BIT1;
209 status = ixgbe_write_pe(hw, IXGBE_PE_OUTPUT, reg);
210 if (status != IXGBE_SUCCESS)
213 /* Wait for the reset to complete. */
214 msec_delay(IXGBE_CS4227_RESET_DELAY);
215 for (retry = 0; retry < IXGBE_CS4227_RETRIES; retry++) {
216 status = ixgbe_read_cs4227(hw, IXGBE_CS4227_EFUSE_STATUS,
218 if (status == IXGBE_SUCCESS &&
219 value == IXGBE_CS4227_EEPROM_LOAD_OK)
221 msec_delay(IXGBE_CS4227_CHECK_DELAY);
223 if (retry == IXGBE_CS4227_RETRIES) {
224 ERROR_REPORT1(IXGBE_ERROR_INVALID_STATE,
225 "CS4227 reset did not complete.");
226 return IXGBE_ERR_PHY;
229 status = ixgbe_read_cs4227(hw, IXGBE_CS4227_EEPROM_STATUS, &value);
230 if (status != IXGBE_SUCCESS ||
231 !(value & IXGBE_CS4227_EEPROM_LOAD_OK)) {
232 ERROR_REPORT1(IXGBE_ERROR_INVALID_STATE,
233 "CS4227 EEPROM did not load successfully.");
234 return IXGBE_ERR_PHY;
237 return IXGBE_SUCCESS;
241 * ixgbe_check_cs4227 - Check CS4227 and reset as needed
242 * @hw: pointer to hardware structure
244 STATIC void ixgbe_check_cs4227(struct ixgbe_hw *hw)
246 s32 status = IXGBE_SUCCESS;
247 u32 swfw_mask = hw->phy.phy_semaphore_mask;
251 for (retry = 0; retry < IXGBE_CS4227_RETRIES; retry++) {
252 status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
253 if (status != IXGBE_SUCCESS) {
254 ERROR_REPORT2(IXGBE_ERROR_CAUTION,
255 "semaphore failed with %d", status);
256 msec_delay(IXGBE_CS4227_CHECK_DELAY);
260 /* Get status of reset flow. */
261 status = ixgbe_read_cs4227(hw, IXGBE_CS4227_SCRATCH, &value);
263 if (status == IXGBE_SUCCESS &&
264 value == IXGBE_CS4227_RESET_COMPLETE)
267 if (status != IXGBE_SUCCESS ||
268 value != IXGBE_CS4227_RESET_PENDING)
271 /* Reset is pending. Wait and check again. */
272 hw->mac.ops.release_swfw_sync(hw, swfw_mask);
273 msec_delay(IXGBE_CS4227_CHECK_DELAY);
276 /* If still pending, assume other instance failed. */
277 if (retry == IXGBE_CS4227_RETRIES) {
278 status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
279 if (status != IXGBE_SUCCESS) {
280 ERROR_REPORT2(IXGBE_ERROR_CAUTION,
281 "semaphore failed with %d", status);
286 /* Reset the CS4227. */
287 status = ixgbe_reset_cs4227(hw);
288 if (status != IXGBE_SUCCESS) {
289 ERROR_REPORT2(IXGBE_ERROR_INVALID_STATE,
290 "CS4227 reset failed: %d", status);
294 /* Reset takes so long, temporarily release semaphore in case the
295 * other driver instance is waiting for the reset indication.
297 ixgbe_write_cs4227(hw, IXGBE_CS4227_SCRATCH,
298 IXGBE_CS4227_RESET_PENDING);
299 hw->mac.ops.release_swfw_sync(hw, swfw_mask);
301 status = hw->mac.ops.acquire_swfw_sync(hw, swfw_mask);
302 if (status != IXGBE_SUCCESS) {
303 ERROR_REPORT2(IXGBE_ERROR_CAUTION,
304 "semaphore failed with %d", status);
308 /* Record completion for next time. */
309 status = ixgbe_write_cs4227(hw, IXGBE_CS4227_SCRATCH,
310 IXGBE_CS4227_RESET_COMPLETE);
313 hw->mac.ops.release_swfw_sync(hw, swfw_mask);
314 msec_delay(hw->eeprom.semaphore_delay);
318 * ixgbe_setup_mux_ctl - Setup ESDP register for I2C mux control
319 * @hw: pointer to hardware structure
321 STATIC void ixgbe_setup_mux_ctl(struct ixgbe_hw *hw)
323 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
325 if (hw->bus.lan_id) {
326 esdp &= ~(IXGBE_ESDP_SDP1_NATIVE | IXGBE_ESDP_SDP1);
327 esdp |= IXGBE_ESDP_SDP1_DIR;
329 esdp &= ~(IXGBE_ESDP_SDP0_NATIVE | IXGBE_ESDP_SDP0_DIR);
330 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
331 IXGBE_WRITE_FLUSH(hw);
335 * ixgbe_read_phy_reg_mdi_22 - Read from a clause 22 PHY register without lock
336 * @hw: pointer to hardware structure
337 * @reg_addr: 32 bit address of PHY register to read
338 * @dev_type: always unused
339 * @phy_data: Pointer to read data from PHY register
341 STATIC s32 ixgbe_read_phy_reg_mdi_22(struct ixgbe_hw *hw, u32 reg_addr,
342 u32 dev_type, u16 *phy_data)
344 u32 i, data, command;
345 UNREFERENCED_1PARAMETER(dev_type);
347 /* Setup and write the read command */
348 command = (reg_addr << IXGBE_MSCA_DEV_TYPE_SHIFT) |
349 (hw->phy.addr << IXGBE_MSCA_PHY_ADDR_SHIFT) |
350 IXGBE_MSCA_OLD_PROTOCOL | IXGBE_MSCA_READ_AUTOINC |
351 IXGBE_MSCA_MDI_COMMAND;
353 IXGBE_WRITE_REG(hw, IXGBE_MSCA, command);
355 /* Check every 10 usec to see if the access completed.
356 * The MDI Command bit will clear when the operation is
359 for (i = 0; i < IXGBE_MDIO_COMMAND_TIMEOUT; i++) {
362 command = IXGBE_READ_REG(hw, IXGBE_MSCA);
363 if (!(command & IXGBE_MSCA_MDI_COMMAND))
367 if (command & IXGBE_MSCA_MDI_COMMAND) {
368 ERROR_REPORT1(IXGBE_ERROR_POLLING,
369 "PHY read command did not complete.\n");
370 return IXGBE_ERR_PHY;
373 /* Read operation is complete. Get the data from MSRWD */
374 data = IXGBE_READ_REG(hw, IXGBE_MSRWD);
375 data >>= IXGBE_MSRWD_READ_DATA_SHIFT;
376 *phy_data = (u16)data;
378 return IXGBE_SUCCESS;
382 * ixgbe_write_phy_reg_mdi_22 - Write to a clause 22 PHY register without lock
383 * @hw: pointer to hardware structure
384 * @reg_addr: 32 bit PHY register to write
385 * @dev_type: always unused
386 * @phy_data: Data to write to the PHY register
388 STATIC s32 ixgbe_write_phy_reg_mdi_22(struct ixgbe_hw *hw, u32 reg_addr,
389 u32 dev_type, u16 phy_data)
392 UNREFERENCED_1PARAMETER(dev_type);
394 /* Put the data in the MDI single read and write data register*/
395 IXGBE_WRITE_REG(hw, IXGBE_MSRWD, (u32)phy_data);
397 /* Setup and write the write command */
398 command = (reg_addr << IXGBE_MSCA_DEV_TYPE_SHIFT) |
399 (hw->phy.addr << IXGBE_MSCA_PHY_ADDR_SHIFT) |
400 IXGBE_MSCA_OLD_PROTOCOL | IXGBE_MSCA_WRITE |
401 IXGBE_MSCA_MDI_COMMAND;
403 IXGBE_WRITE_REG(hw, IXGBE_MSCA, command);
405 /* Check every 10 usec to see if the access completed.
406 * The MDI Command bit will clear when the operation is
409 for (i = 0; i < IXGBE_MDIO_COMMAND_TIMEOUT; i++) {
412 command = IXGBE_READ_REG(hw, IXGBE_MSCA);
413 if (!(command & IXGBE_MSCA_MDI_COMMAND))
417 if (command & IXGBE_MSCA_MDI_COMMAND) {
418 ERROR_REPORT1(IXGBE_ERROR_POLLING,
419 "PHY write cmd didn't complete\n");
420 return IXGBE_ERR_PHY;
423 return IXGBE_SUCCESS;
427 * ixgbe_identify_phy_x550em - Get PHY type based on device id
428 * @hw: pointer to hardware structure
432 STATIC s32 ixgbe_identify_phy_x550em(struct ixgbe_hw *hw)
434 hw->mac.ops.set_lan_id(hw);
436 ixgbe_read_mng_if_sel_x550em(hw);
438 switch (hw->device_id) {
439 case IXGBE_DEV_ID_X550EM_A_SFP:
440 return ixgbe_identify_module_generic(hw);
441 case IXGBE_DEV_ID_X550EM_X_SFP:
442 /* set up for CS4227 usage */
443 ixgbe_setup_mux_ctl(hw);
444 ixgbe_check_cs4227(hw);
447 case IXGBE_DEV_ID_X550EM_A_SFP_N:
448 return ixgbe_identify_module_generic(hw);
450 case IXGBE_DEV_ID_X550EM_X_KX4:
451 hw->phy.type = ixgbe_phy_x550em_kx4;
453 case IXGBE_DEV_ID_X550EM_X_KR:
454 case IXGBE_DEV_ID_X550EM_A_KR:
455 case IXGBE_DEV_ID_X550EM_A_KR_L:
456 hw->phy.type = ixgbe_phy_x550em_kr;
458 case IXGBE_DEV_ID_X550EM_A_10G_T:
459 case IXGBE_DEV_ID_X550EM_X_1G_T:
460 case IXGBE_DEV_ID_X550EM_X_10G_T:
461 return ixgbe_identify_phy_generic(hw);
462 case IXGBE_DEV_ID_X550EM_A_1G_T:
463 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
464 hw->phy.type = ixgbe_phy_fw;
465 hw->phy.ops.read_reg = NULL;
466 hw->phy.ops.write_reg = NULL;
468 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY1_SM;
470 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY0_SM;
475 return IXGBE_SUCCESS;
479 * ixgbe_fw_phy_activity - Perform an activity on a PHY
480 * @hw: pointer to hardware structure
481 * @activity: activity to perform
482 * @data: Pointer to 4 32-bit words of data
484 s32 ixgbe_fw_phy_activity(struct ixgbe_hw *hw, u16 activity,
485 u32 (*data)[FW_PHY_ACT_DATA_COUNT])
488 struct ixgbe_hic_phy_activity_req cmd;
489 struct ixgbe_hic_phy_activity_resp rsp;
491 u16 retries = FW_PHY_ACT_RETRIES;
496 memset(&hic, 0, sizeof(hic));
497 hic.cmd.hdr.cmd = FW_PHY_ACT_REQ_CMD;
498 hic.cmd.hdr.buf_len = FW_PHY_ACT_REQ_LEN;
499 hic.cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
500 hic.cmd.port_number = hw->bus.lan_id;
501 hic.cmd.activity_id = IXGBE_CPU_TO_LE16(activity);
502 for (i = 0; i < FW_PHY_ACT_DATA_COUNT; ++i)
503 hic.cmd.data[i] = IXGBE_CPU_TO_BE32((*data)[i]);
505 rc = ixgbe_host_interface_command(hw, (u32 *)&hic.cmd,
507 IXGBE_HI_COMMAND_TIMEOUT,
509 if (rc != IXGBE_SUCCESS)
511 if (hic.rsp.hdr.cmd_or_resp.ret_status ==
512 FW_CEM_RESP_STATUS_SUCCESS) {
513 for (i = 0; i < FW_PHY_ACT_DATA_COUNT; ++i)
514 (*data)[i] = IXGBE_BE32_TO_CPU(hic.rsp.data[i]);
515 return IXGBE_SUCCESS;
519 } while (retries > 0);
521 return IXGBE_ERR_HOST_INTERFACE_COMMAND;
524 static const struct {
526 ixgbe_link_speed phy_speed;
528 { FW_PHY_ACT_LINK_SPEED_10, IXGBE_LINK_SPEED_10_FULL },
529 { FW_PHY_ACT_LINK_SPEED_100, IXGBE_LINK_SPEED_100_FULL },
530 { FW_PHY_ACT_LINK_SPEED_1G, IXGBE_LINK_SPEED_1GB_FULL },
531 { FW_PHY_ACT_LINK_SPEED_2_5G, IXGBE_LINK_SPEED_2_5GB_FULL },
532 { FW_PHY_ACT_LINK_SPEED_5G, IXGBE_LINK_SPEED_5GB_FULL },
533 { FW_PHY_ACT_LINK_SPEED_10G, IXGBE_LINK_SPEED_10GB_FULL },
537 * ixgbe_get_phy_id_fw - Get the phy ID via firmware command
538 * @hw: pointer to hardware structure
542 static s32 ixgbe_get_phy_id_fw(struct ixgbe_hw *hw)
544 u32 info[FW_PHY_ACT_DATA_COUNT] = { 0 };
550 rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_PHY_INFO, &info);
554 hw->phy.speeds_supported = 0;
555 phy_speeds = info[0] & FW_PHY_INFO_SPEED_MASK;
556 for (i = 0; i < sizeof(ixgbe_fw_map) / sizeof(ixgbe_fw_map[0]); ++i) {
557 if (phy_speeds & ixgbe_fw_map[i].fw_speed)
558 hw->phy.speeds_supported |= ixgbe_fw_map[i].phy_speed;
560 if (!hw->phy.autoneg_advertised)
561 hw->phy.autoneg_advertised = hw->phy.speeds_supported;
563 hw->phy.id = info[0] & FW_PHY_INFO_ID_HI_MASK;
564 phy_id_lo = info[1] & FW_PHY_INFO_ID_LO_MASK;
565 hw->phy.id |= phy_id_lo & IXGBE_PHY_REVISION_MASK;
566 hw->phy.revision = phy_id_lo & ~IXGBE_PHY_REVISION_MASK;
567 if (!hw->phy.id || hw->phy.id == IXGBE_PHY_REVISION_MASK)
568 return IXGBE_ERR_PHY_ADDR_INVALID;
569 return IXGBE_SUCCESS;
573 * ixgbe_identify_phy_fw - Get PHY type based on firmware command
574 * @hw: pointer to hardware structure
578 static s32 ixgbe_identify_phy_fw(struct ixgbe_hw *hw)
581 hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
583 hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
585 hw->phy.type = ixgbe_phy_fw;
586 hw->phy.ops.read_reg = NULL;
587 hw->phy.ops.write_reg = NULL;
588 return ixgbe_get_phy_id_fw(hw);
592 * ixgbe_shutdown_fw_phy - Shutdown a firmware-controlled PHY
593 * @hw: pointer to hardware structure
597 s32 ixgbe_shutdown_fw_phy(struct ixgbe_hw *hw)
599 u32 setup[FW_PHY_ACT_DATA_COUNT] = { 0 };
601 setup[0] = FW_PHY_ACT_FORCE_LINK_DOWN_OFF;
602 return ixgbe_fw_phy_activity(hw, FW_PHY_ACT_FORCE_LINK_DOWN, &setup);
605 STATIC s32 ixgbe_read_phy_reg_x550em(struct ixgbe_hw *hw, u32 reg_addr,
606 u32 device_type, u16 *phy_data)
608 UNREFERENCED_4PARAMETER(*hw, reg_addr, device_type, *phy_data);
609 return IXGBE_NOT_IMPLEMENTED;
612 STATIC s32 ixgbe_write_phy_reg_x550em(struct ixgbe_hw *hw, u32 reg_addr,
613 u32 device_type, u16 phy_data)
615 UNREFERENCED_4PARAMETER(*hw, reg_addr, device_type, phy_data);
616 return IXGBE_NOT_IMPLEMENTED;
620 * ixgbe_read_i2c_combined_generic - Perform I2C read combined operation
621 * @hw: pointer to the hardware structure
622 * @addr: I2C bus address to read from
623 * @reg: I2C device register to read from
624 * @val: pointer to location to receive read value
626 * Returns an error code on error.
628 STATIC s32 ixgbe_read_i2c_combined_generic(struct ixgbe_hw *hw, u8 addr,
631 return ixgbe_read_i2c_combined_generic_int(hw, addr, reg, val, true);
635 * ixgbe_read_i2c_combined_generic_unlocked - Do I2C read combined operation
636 * @hw: pointer to the hardware structure
637 * @addr: I2C bus address to read from
638 * @reg: I2C device register to read from
639 * @val: pointer to location to receive read value
641 * Returns an error code on error.
644 ixgbe_read_i2c_combined_generic_unlocked(struct ixgbe_hw *hw, u8 addr,
647 return ixgbe_read_i2c_combined_generic_int(hw, addr, reg, val, false);
651 * ixgbe_write_i2c_combined_generic - Perform I2C write combined operation
652 * @hw: pointer to the hardware structure
653 * @addr: I2C bus address to write to
654 * @reg: I2C device register to write to
655 * @val: value to write
657 * Returns an error code on error.
659 STATIC s32 ixgbe_write_i2c_combined_generic(struct ixgbe_hw *hw,
660 u8 addr, u16 reg, u16 val)
662 return ixgbe_write_i2c_combined_generic_int(hw, addr, reg, val, true);
666 * ixgbe_write_i2c_combined_generic_unlocked - Do I2C write combined operation
667 * @hw: pointer to the hardware structure
668 * @addr: I2C bus address to write to
669 * @reg: I2C device register to write to
670 * @val: value to write
672 * Returns an error code on error.
675 ixgbe_write_i2c_combined_generic_unlocked(struct ixgbe_hw *hw,
676 u8 addr, u16 reg, u16 val)
678 return ixgbe_write_i2c_combined_generic_int(hw, addr, reg, val, false);
682 * ixgbe_init_ops_X550EM - Inits func ptrs and MAC type
683 * @hw: pointer to hardware structure
685 * Initialize the function pointers and for MAC type X550EM.
686 * Does not touch the hardware.
688 s32 ixgbe_init_ops_X550EM(struct ixgbe_hw *hw)
690 struct ixgbe_mac_info *mac = &hw->mac;
691 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
692 struct ixgbe_phy_info *phy = &hw->phy;
695 DEBUGFUNC("ixgbe_init_ops_X550EM");
697 /* Similar to X550 so start there. */
698 ret_val = ixgbe_init_ops_X550(hw);
700 /* Since this function eventually calls
701 * ixgbe_init_ops_540 by design, we are setting
702 * the pointers to NULL explicitly here to overwrite
703 * the values being set in the x540 function.
705 /* Thermal sensor not supported in x550EM */
706 mac->ops.get_thermal_sensor_data = NULL;
707 mac->ops.init_thermal_sensor_thresh = NULL;
708 mac->thermal_sensor_enabled = false;
710 /* FCOE not supported in x550EM */
711 mac->ops.get_san_mac_addr = NULL;
712 mac->ops.set_san_mac_addr = NULL;
713 mac->ops.get_wwn_prefix = NULL;
714 mac->ops.get_fcoe_boot_status = NULL;
716 /* IPsec not supported in x550EM */
717 mac->ops.disable_sec_rx_path = NULL;
718 mac->ops.enable_sec_rx_path = NULL;
720 /* AUTOC register is not present in x550EM. */
721 mac->ops.prot_autoc_read = NULL;
722 mac->ops.prot_autoc_write = NULL;
724 /* X550EM bus type is internal*/
725 hw->bus.type = ixgbe_bus_type_internal;
726 mac->ops.get_bus_info = ixgbe_get_bus_info_X550em;
729 mac->ops.get_media_type = ixgbe_get_media_type_X550em;
730 mac->ops.setup_sfp = ixgbe_setup_sfp_modules_X550em;
731 mac->ops.get_link_capabilities = ixgbe_get_link_capabilities_X550em;
732 mac->ops.reset_hw = ixgbe_reset_hw_X550em;
733 mac->ops.get_supported_physical_layer =
734 ixgbe_get_supported_physical_layer_X550em;
736 if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper)
737 mac->ops.setup_fc = ixgbe_setup_fc_generic;
739 mac->ops.setup_fc = ixgbe_setup_fc_X550em;
742 phy->ops.init = ixgbe_init_phy_ops_X550em;
743 switch (hw->device_id) {
744 case IXGBE_DEV_ID_X550EM_A_1G_T:
745 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
746 mac->ops.setup_fc = NULL;
747 phy->ops.identify = ixgbe_identify_phy_fw;
748 phy->ops.set_phy_power = NULL;
749 phy->ops.get_firmware_version = NULL;
752 phy->ops.identify = ixgbe_identify_phy_x550em;
755 if (mac->ops.get_media_type(hw) != ixgbe_media_type_copper)
756 phy->ops.set_phy_power = NULL;
760 eeprom->ops.init_params = ixgbe_init_eeprom_params_X540;
761 eeprom->ops.read = ixgbe_read_ee_hostif_X550;
762 eeprom->ops.read_buffer = ixgbe_read_ee_hostif_buffer_X550;
763 eeprom->ops.write = ixgbe_write_ee_hostif_X550;
764 eeprom->ops.write_buffer = ixgbe_write_ee_hostif_buffer_X550;
765 eeprom->ops.update_checksum = ixgbe_update_eeprom_checksum_X550;
766 eeprom->ops.validate_checksum = ixgbe_validate_eeprom_checksum_X550;
767 eeprom->ops.calc_checksum = ixgbe_calc_eeprom_checksum_X550;
773 * ixgbe_setup_fw_link - Setup firmware-controlled PHYs
774 * @hw: pointer to hardware structure
776 static s32 ixgbe_setup_fw_link(struct ixgbe_hw *hw)
778 u32 setup[FW_PHY_ACT_DATA_COUNT] = { 0 };
782 if (hw->phy.reset_disable || ixgbe_check_reset_blocked(hw))
785 if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
786 ERROR_REPORT1(IXGBE_ERROR_UNSUPPORTED,
787 "ixgbe_fc_rx_pause not valid in strict IEEE mode\n");
788 return IXGBE_ERR_INVALID_LINK_SETTINGS;
791 switch (hw->fc.requested_mode) {
793 setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_RXTX <<
794 FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
796 case ixgbe_fc_rx_pause:
797 setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_RX <<
798 FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
800 case ixgbe_fc_tx_pause:
801 setup[0] |= FW_PHY_ACT_SETUP_LINK_PAUSE_TX <<
802 FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT;
808 for (i = 0; i < sizeof(ixgbe_fw_map) / sizeof(ixgbe_fw_map[0]); ++i) {
809 if (hw->phy.autoneg_advertised & ixgbe_fw_map[i].phy_speed)
810 setup[0] |= ixgbe_fw_map[i].fw_speed;
812 setup[0] |= FW_PHY_ACT_SETUP_LINK_HP | FW_PHY_ACT_SETUP_LINK_AN;
814 if (hw->phy.eee_speeds_advertised)
815 setup[0] |= FW_PHY_ACT_SETUP_LINK_EEE;
817 rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_SETUP_LINK, &setup);
820 if (setup[0] == FW_PHY_ACT_SETUP_LINK_RSP_DOWN)
821 return IXGBE_ERR_OVERTEMP;
822 return IXGBE_SUCCESS;
826 * ixgbe_fc_autoneg_fw _ Set up flow control for FW-controlled PHYs
827 * @hw: pointer to hardware structure
829 * Called at init time to set up flow control.
831 static s32 ixgbe_fc_autoneg_fw(struct ixgbe_hw *hw)
833 if (hw->fc.requested_mode == ixgbe_fc_default)
834 hw->fc.requested_mode = ixgbe_fc_full;
836 return ixgbe_setup_fw_link(hw);
840 * ixgbe_setup_eee_fw - Enable/disable EEE support
841 * @hw: pointer to the HW structure
842 * @enable_eee: boolean flag to enable EEE
844 * Enable/disable EEE based on enable_eee flag.
845 * This function controls EEE for firmware-based PHY implementations.
847 static s32 ixgbe_setup_eee_fw(struct ixgbe_hw *hw, bool enable_eee)
849 if (!!hw->phy.eee_speeds_advertised == enable_eee)
850 return IXGBE_SUCCESS;
852 hw->phy.eee_speeds_advertised = hw->phy.eee_speeds_supported;
854 hw->phy.eee_speeds_advertised = 0;
855 return hw->phy.ops.setup_link(hw);
859 * ixgbe_init_ops_X550EM_a - Inits func ptrs and MAC type
860 * @hw: pointer to hardware structure
862 * Initialize the function pointers and for MAC type X550EM_a.
863 * Does not touch the hardware.
865 s32 ixgbe_init_ops_X550EM_a(struct ixgbe_hw *hw)
867 struct ixgbe_mac_info *mac = &hw->mac;
870 DEBUGFUNC("ixgbe_init_ops_X550EM_a");
872 /* Start with generic X550EM init */
873 ret_val = ixgbe_init_ops_X550EM(hw);
875 if (hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII ||
876 hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII_L) {
877 mac->ops.read_iosf_sb_reg = ixgbe_read_iosf_sb_reg_x550;
878 mac->ops.write_iosf_sb_reg = ixgbe_write_iosf_sb_reg_x550;
880 mac->ops.read_iosf_sb_reg = ixgbe_read_iosf_sb_reg_x550a;
881 mac->ops.write_iosf_sb_reg = ixgbe_write_iosf_sb_reg_x550a;
883 mac->ops.acquire_swfw_sync = ixgbe_acquire_swfw_sync_X550a;
884 mac->ops.release_swfw_sync = ixgbe_release_swfw_sync_X550a;
886 switch (mac->ops.get_media_type(hw)) {
887 case ixgbe_media_type_fiber:
888 mac->ops.setup_fc = NULL;
889 mac->ops.fc_autoneg = ixgbe_fc_autoneg_fiber_x550em_a;
891 case ixgbe_media_type_backplane:
892 mac->ops.fc_autoneg = ixgbe_fc_autoneg_backplane_x550em_a;
893 mac->ops.setup_fc = ixgbe_setup_fc_backplane_x550em_a;
899 switch (hw->device_id) {
900 case IXGBE_DEV_ID_X550EM_A_1G_T:
901 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
902 mac->ops.fc_autoneg = ixgbe_fc_autoneg_sgmii_x550em_a;
903 mac->ops.setup_fc = ixgbe_fc_autoneg_fw;
904 mac->ops.setup_eee = ixgbe_setup_eee_fw;
905 hw->phy.eee_speeds_supported = IXGBE_LINK_SPEED_100_FULL |
906 IXGBE_LINK_SPEED_1GB_FULL;
907 hw->phy.eee_speeds_advertised = hw->phy.eee_speeds_supported;
917 * ixgbe_init_ops_X550EM_x - Inits func ptrs and MAC type
918 * @hw: pointer to hardware structure
920 * Initialize the function pointers and for MAC type X550EM_x.
921 * Does not touch the hardware.
923 s32 ixgbe_init_ops_X550EM_x(struct ixgbe_hw *hw)
925 struct ixgbe_mac_info *mac = &hw->mac;
926 struct ixgbe_link_info *link = &hw->link;
929 DEBUGFUNC("ixgbe_init_ops_X550EM_x");
931 /* Start with generic X550EM init */
932 ret_val = ixgbe_init_ops_X550EM(hw);
934 mac->ops.read_iosf_sb_reg = ixgbe_read_iosf_sb_reg_x550;
935 mac->ops.write_iosf_sb_reg = ixgbe_write_iosf_sb_reg_x550;
936 mac->ops.acquire_swfw_sync = ixgbe_acquire_swfw_sync_X550em;
937 mac->ops.release_swfw_sync = ixgbe_release_swfw_sync_X550em;
938 link->ops.read_link = ixgbe_read_i2c_combined_generic;
939 link->ops.read_link_unlocked = ixgbe_read_i2c_combined_generic_unlocked;
940 link->ops.write_link = ixgbe_write_i2c_combined_generic;
941 link->ops.write_link_unlocked =
942 ixgbe_write_i2c_combined_generic_unlocked;
943 link->addr = IXGBE_CS4227;
950 * ixgbe_dmac_config_X550
951 * @hw: pointer to hardware structure
953 * Configure DMA coalescing. If enabling dmac, dmac is activated.
954 * When disabling dmac, dmac enable dmac bit is cleared.
956 s32 ixgbe_dmac_config_X550(struct ixgbe_hw *hw)
958 u32 reg, high_pri_tc;
960 DEBUGFUNC("ixgbe_dmac_config_X550");
962 /* Disable DMA coalescing before configuring */
963 reg = IXGBE_READ_REG(hw, IXGBE_DMACR);
964 reg &= ~IXGBE_DMACR_DMAC_EN;
965 IXGBE_WRITE_REG(hw, IXGBE_DMACR, reg);
967 /* Disable DMA Coalescing if the watchdog timer is 0 */
968 if (!hw->mac.dmac_config.watchdog_timer)
971 ixgbe_dmac_config_tcs_X550(hw);
973 /* Configure DMA Coalescing Control Register */
974 reg = IXGBE_READ_REG(hw, IXGBE_DMACR);
976 /* Set the watchdog timer in units of 40.96 usec */
977 reg &= ~IXGBE_DMACR_DMACWT_MASK;
978 reg |= (hw->mac.dmac_config.watchdog_timer * 100) / 4096;
980 reg &= ~IXGBE_DMACR_HIGH_PRI_TC_MASK;
981 /* If fcoe is enabled, set high priority traffic class */
982 if (hw->mac.dmac_config.fcoe_en) {
983 high_pri_tc = 1 << hw->mac.dmac_config.fcoe_tc;
984 reg |= ((high_pri_tc << IXGBE_DMACR_HIGH_PRI_TC_SHIFT) &
985 IXGBE_DMACR_HIGH_PRI_TC_MASK);
987 reg |= IXGBE_DMACR_EN_MNG_IND;
989 /* Enable DMA coalescing after configuration */
990 reg |= IXGBE_DMACR_DMAC_EN;
991 IXGBE_WRITE_REG(hw, IXGBE_DMACR, reg);
994 return IXGBE_SUCCESS;
998 * ixgbe_dmac_config_tcs_X550
999 * @hw: pointer to hardware structure
1001 * Configure DMA coalescing threshold per TC. The dmac enable bit must
1002 * be cleared before configuring.
1004 s32 ixgbe_dmac_config_tcs_X550(struct ixgbe_hw *hw)
1006 u32 tc, reg, pb_headroom, rx_pb_size, maxframe_size_kb;
1008 DEBUGFUNC("ixgbe_dmac_config_tcs_X550");
1010 /* Configure DMA coalescing enabled */
1011 switch (hw->mac.dmac_config.link_speed) {
1012 case IXGBE_LINK_SPEED_10_FULL:
1013 case IXGBE_LINK_SPEED_100_FULL:
1014 pb_headroom = IXGBE_DMACRXT_100M;
1016 case IXGBE_LINK_SPEED_1GB_FULL:
1017 pb_headroom = IXGBE_DMACRXT_1G;
1020 pb_headroom = IXGBE_DMACRXT_10G;
1024 maxframe_size_kb = ((IXGBE_READ_REG(hw, IXGBE_MAXFRS) >>
1025 IXGBE_MHADD_MFS_SHIFT) / 1024);
1027 /* Set the per Rx packet buffer receive threshold */
1028 for (tc = 0; tc < IXGBE_DCB_MAX_TRAFFIC_CLASS; tc++) {
1029 reg = IXGBE_READ_REG(hw, IXGBE_DMCTH(tc));
1030 reg &= ~IXGBE_DMCTH_DMACRXT_MASK;
1032 if (tc < hw->mac.dmac_config.num_tcs) {
1033 /* Get Rx PB size */
1034 rx_pb_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc));
1035 rx_pb_size = (rx_pb_size & IXGBE_RXPBSIZE_MASK) >>
1036 IXGBE_RXPBSIZE_SHIFT;
1038 /* Calculate receive buffer threshold in kilobytes */
1039 if (rx_pb_size > pb_headroom)
1040 rx_pb_size = rx_pb_size - pb_headroom;
1044 /* Minimum of MFS shall be set for DMCTH */
1045 reg |= (rx_pb_size > maxframe_size_kb) ?
1046 rx_pb_size : maxframe_size_kb;
1048 IXGBE_WRITE_REG(hw, IXGBE_DMCTH(tc), reg);
1050 return IXGBE_SUCCESS;
1054 * ixgbe_dmac_update_tcs_X550
1055 * @hw: pointer to hardware structure
1057 * Disables dmac, updates per TC settings, and then enables dmac.
1059 s32 ixgbe_dmac_update_tcs_X550(struct ixgbe_hw *hw)
1063 DEBUGFUNC("ixgbe_dmac_update_tcs_X550");
1065 /* Disable DMA coalescing before configuring */
1066 reg = IXGBE_READ_REG(hw, IXGBE_DMACR);
1067 reg &= ~IXGBE_DMACR_DMAC_EN;
1068 IXGBE_WRITE_REG(hw, IXGBE_DMACR, reg);
1070 ixgbe_dmac_config_tcs_X550(hw);
1072 /* Enable DMA coalescing after configuration */
1073 reg = IXGBE_READ_REG(hw, IXGBE_DMACR);
1074 reg |= IXGBE_DMACR_DMAC_EN;
1075 IXGBE_WRITE_REG(hw, IXGBE_DMACR, reg);
1077 return IXGBE_SUCCESS;
1081 * ixgbe_init_eeprom_params_X550 - Initialize EEPROM params
1082 * @hw: pointer to hardware structure
1084 * Initializes the EEPROM parameters ixgbe_eeprom_info within the
1085 * ixgbe_hw struct in order to set up EEPROM access.
1087 s32 ixgbe_init_eeprom_params_X550(struct ixgbe_hw *hw)
1089 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
1093 DEBUGFUNC("ixgbe_init_eeprom_params_X550");
1095 if (eeprom->type == ixgbe_eeprom_uninitialized) {
1096 eeprom->semaphore_delay = 10;
1097 eeprom->type = ixgbe_flash;
1099 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
1100 eeprom_size = (u16)((eec & IXGBE_EEC_SIZE) >>
1101 IXGBE_EEC_SIZE_SHIFT);
1102 eeprom->word_size = 1 << (eeprom_size +
1103 IXGBE_EEPROM_WORD_SIZE_SHIFT);
1105 DEBUGOUT2("Eeprom params: type = %d, size = %d\n",
1106 eeprom->type, eeprom->word_size);
1109 return IXGBE_SUCCESS;
1113 * ixgbe_set_source_address_pruning_X550 - Enable/Disbale source address pruning
1114 * @hw: pointer to hardware structure
1115 * @enable: enable or disable source address pruning
1116 * @pool: Rx pool to set source address pruning for
1118 void ixgbe_set_source_address_pruning_X550(struct ixgbe_hw *hw, bool enable,
1123 /* max rx pool is 63 */
1127 pfflp = (u64)IXGBE_READ_REG(hw, IXGBE_PFFLPL);
1128 pfflp |= (u64)IXGBE_READ_REG(hw, IXGBE_PFFLPH) << 32;
1131 pfflp |= (1ULL << pool);
1133 pfflp &= ~(1ULL << pool);
1135 IXGBE_WRITE_REG(hw, IXGBE_PFFLPL, (u32)pfflp);
1136 IXGBE_WRITE_REG(hw, IXGBE_PFFLPH, (u32)(pfflp >> 32));
1140 * ixgbe_set_ethertype_anti_spoofing_X550 - Enable/Disable Ethertype anti-spoofing
1141 * @hw: pointer to hardware structure
1142 * @enable: enable or disable switch for Ethertype anti-spoofing
1143 * @vf: Virtual Function pool - VF Pool to set for Ethertype anti-spoofing
1146 void ixgbe_set_ethertype_anti_spoofing_X550(struct ixgbe_hw *hw,
1147 bool enable, int vf)
1149 int vf_target_reg = vf >> 3;
1150 int vf_target_shift = vf % 8 + IXGBE_SPOOF_ETHERTYPEAS_SHIFT;
1153 DEBUGFUNC("ixgbe_set_ethertype_anti_spoofing_X550");
1155 pfvfspoof = IXGBE_READ_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg));
1157 pfvfspoof |= (1 << vf_target_shift);
1159 pfvfspoof &= ~(1 << vf_target_shift);
1161 IXGBE_WRITE_REG(hw, IXGBE_PFVFSPOOF(vf_target_reg), pfvfspoof);
1165 * ixgbe_iosf_wait - Wait for IOSF command completion
1166 * @hw: pointer to hardware structure
1167 * @ctrl: pointer to location to receive final IOSF control value
1169 * Returns failing status on timeout
1171 * Note: ctrl can be NULL if the IOSF control register value is not needed
1173 STATIC s32 ixgbe_iosf_wait(struct ixgbe_hw *hw, u32 *ctrl)
1177 /* Check every 10 usec to see if the address cycle completed.
1178 * The SB IOSF BUSY bit will clear when the operation is
1181 for (i = 0; i < IXGBE_MDIO_COMMAND_TIMEOUT; i++) {
1182 command = IXGBE_READ_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL);
1183 if ((command & IXGBE_SB_IOSF_CTRL_BUSY) == 0)
1189 if (i == IXGBE_MDIO_COMMAND_TIMEOUT) {
1190 ERROR_REPORT1(IXGBE_ERROR_POLLING, "Wait timed out\n");
1191 return IXGBE_ERR_PHY;
1194 return IXGBE_SUCCESS;
1198 * ixgbe_write_iosf_sb_reg_x550 - Writes a value to specified register
1199 * of the IOSF device
1200 * @hw: pointer to hardware structure
1201 * @reg_addr: 32 bit PHY register to write
1202 * @device_type: 3 bit device type
1203 * @data: Data to write to the register
1205 s32 ixgbe_write_iosf_sb_reg_x550(struct ixgbe_hw *hw, u32 reg_addr,
1206 u32 device_type, u32 data)
1208 u32 gssr = IXGBE_GSSR_PHY1_SM | IXGBE_GSSR_PHY0_SM;
1212 ret = ixgbe_acquire_swfw_semaphore(hw, gssr);
1213 if (ret != IXGBE_SUCCESS)
1216 ret = ixgbe_iosf_wait(hw, NULL);
1217 if (ret != IXGBE_SUCCESS)
1220 command = ((reg_addr << IXGBE_SB_IOSF_CTRL_ADDR_SHIFT) |
1221 (device_type << IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT));
1223 /* Write IOSF control register */
1224 IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL, command);
1226 /* Write IOSF data register */
1227 IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_DATA, data);
1229 ret = ixgbe_iosf_wait(hw, &command);
1231 if ((command & IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK) != 0) {
1232 error = (command & IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK) >>
1233 IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT;
1234 ERROR_REPORT2(IXGBE_ERROR_POLLING,
1235 "Failed to write, error %x\n", error);
1236 ret = IXGBE_ERR_PHY;
1240 ixgbe_release_swfw_semaphore(hw, gssr);
1245 * ixgbe_read_iosf_sb_reg_x550 - Reads specified register of the IOSF device
1246 * @hw: pointer to hardware structure
1247 * @reg_addr: 32 bit PHY register to write
1248 * @device_type: 3 bit device type
1249 * @data: Pointer to read data from the register
1251 s32 ixgbe_read_iosf_sb_reg_x550(struct ixgbe_hw *hw, u32 reg_addr,
1252 u32 device_type, u32 *data)
1254 u32 gssr = IXGBE_GSSR_PHY1_SM | IXGBE_GSSR_PHY0_SM;
1258 ret = ixgbe_acquire_swfw_semaphore(hw, gssr);
1259 if (ret != IXGBE_SUCCESS)
1262 ret = ixgbe_iosf_wait(hw, NULL);
1263 if (ret != IXGBE_SUCCESS)
1266 command = ((reg_addr << IXGBE_SB_IOSF_CTRL_ADDR_SHIFT) |
1267 (device_type << IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT));
1269 /* Write IOSF control register */
1270 IXGBE_WRITE_REG(hw, IXGBE_SB_IOSF_INDIRECT_CTRL, command);
1272 ret = ixgbe_iosf_wait(hw, &command);
1274 if ((command & IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK) != 0) {
1275 error = (command & IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK) >>
1276 IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT;
1277 ERROR_REPORT2(IXGBE_ERROR_POLLING,
1278 "Failed to read, error %x\n", error);
1279 ret = IXGBE_ERR_PHY;
1282 if (ret == IXGBE_SUCCESS)
1283 *data = IXGBE_READ_REG(hw, IXGBE_SB_IOSF_INDIRECT_DATA);
1286 ixgbe_release_swfw_semaphore(hw, gssr);
1291 * ixgbe_get_phy_token - Get the token for shared phy access
1292 * @hw: Pointer to hardware structure
1295 s32 ixgbe_get_phy_token(struct ixgbe_hw *hw)
1297 struct ixgbe_hic_phy_token_req token_cmd;
1300 token_cmd.hdr.cmd = FW_PHY_TOKEN_REQ_CMD;
1301 token_cmd.hdr.buf_len = FW_PHY_TOKEN_REQ_LEN;
1302 token_cmd.hdr.cmd_or_resp.cmd_resv = 0;
1303 token_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
1304 token_cmd.port_number = hw->bus.lan_id;
1305 token_cmd.command_type = FW_PHY_TOKEN_REQ;
1307 status = ixgbe_host_interface_command(hw, (u32 *)&token_cmd,
1309 IXGBE_HI_COMMAND_TIMEOUT,
1313 if (token_cmd.hdr.cmd_or_resp.ret_status == FW_PHY_TOKEN_OK)
1314 return IXGBE_SUCCESS;
1315 if (token_cmd.hdr.cmd_or_resp.ret_status != FW_PHY_TOKEN_RETRY)
1316 return IXGBE_ERR_FW_RESP_INVALID;
1318 return IXGBE_ERR_TOKEN_RETRY;
1322 * ixgbe_put_phy_token - Put the token for shared phy access
1323 * @hw: Pointer to hardware structure
1326 s32 ixgbe_put_phy_token(struct ixgbe_hw *hw)
1328 struct ixgbe_hic_phy_token_req token_cmd;
1331 token_cmd.hdr.cmd = FW_PHY_TOKEN_REQ_CMD;
1332 token_cmd.hdr.buf_len = FW_PHY_TOKEN_REQ_LEN;
1333 token_cmd.hdr.cmd_or_resp.cmd_resv = 0;
1334 token_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
1335 token_cmd.port_number = hw->bus.lan_id;
1336 token_cmd.command_type = FW_PHY_TOKEN_REL;
1338 status = ixgbe_host_interface_command(hw, (u32 *)&token_cmd,
1340 IXGBE_HI_COMMAND_TIMEOUT,
1344 if (token_cmd.hdr.cmd_or_resp.ret_status == FW_PHY_TOKEN_OK)
1345 return IXGBE_SUCCESS;
1347 DEBUGOUT("Put PHY Token host interface command failed");
1348 return IXGBE_ERR_FW_RESP_INVALID;
1352 * ixgbe_write_iosf_sb_reg_x550a - Writes a value to specified register
1353 * of the IOSF device
1354 * @hw: pointer to hardware structure
1355 * @reg_addr: 32 bit PHY register to write
1356 * @device_type: 3 bit device type
1357 * @data: Data to write to the register
1359 s32 ixgbe_write_iosf_sb_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
1360 u32 device_type, u32 data)
1362 struct ixgbe_hic_internal_phy_req write_cmd;
1364 UNREFERENCED_1PARAMETER(device_type);
1366 memset(&write_cmd, 0, sizeof(write_cmd));
1367 write_cmd.hdr.cmd = FW_INT_PHY_REQ_CMD;
1368 write_cmd.hdr.buf_len = FW_INT_PHY_REQ_LEN;
1369 write_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
1370 write_cmd.port_number = hw->bus.lan_id;
1371 write_cmd.command_type = FW_INT_PHY_REQ_WRITE;
1372 write_cmd.address = IXGBE_CPU_TO_BE16(reg_addr);
1373 write_cmd.write_data = IXGBE_CPU_TO_BE32(data);
1375 status = ixgbe_host_interface_command(hw, (u32 *)&write_cmd,
1377 IXGBE_HI_COMMAND_TIMEOUT, false);
1383 * ixgbe_read_iosf_sb_reg_x550a - Reads specified register of the IOSF device
1384 * @hw: pointer to hardware structure
1385 * @reg_addr: 32 bit PHY register to write
1386 * @device_type: 3 bit device type
1387 * @data: Pointer to read data from the register
1389 s32 ixgbe_read_iosf_sb_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
1390 u32 device_type, u32 *data)
1393 struct ixgbe_hic_internal_phy_req cmd;
1394 struct ixgbe_hic_internal_phy_resp rsp;
1397 UNREFERENCED_1PARAMETER(device_type);
1399 memset(&hic, 0, sizeof(hic));
1400 hic.cmd.hdr.cmd = FW_INT_PHY_REQ_CMD;
1401 hic.cmd.hdr.buf_len = FW_INT_PHY_REQ_LEN;
1402 hic.cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
1403 hic.cmd.port_number = hw->bus.lan_id;
1404 hic.cmd.command_type = FW_INT_PHY_REQ_READ;
1405 hic.cmd.address = IXGBE_CPU_TO_BE16(reg_addr);
1407 status = ixgbe_host_interface_command(hw, (u32 *)&hic.cmd,
1409 IXGBE_HI_COMMAND_TIMEOUT, true);
1411 /* Extract the register value from the response. */
1412 *data = IXGBE_BE32_TO_CPU(hic.rsp.read_data);
1418 * ixgbe_disable_mdd_X550
1419 * @hw: pointer to hardware structure
1421 * Disable malicious driver detection
1423 void ixgbe_disable_mdd_X550(struct ixgbe_hw *hw)
1427 DEBUGFUNC("ixgbe_disable_mdd_X550");
1429 /* Disable MDD for TX DMA and interrupt */
1430 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1431 reg &= ~(IXGBE_DMATXCTL_MDP_EN | IXGBE_DMATXCTL_MBINTEN);
1432 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1434 /* Disable MDD for RX and interrupt */
1435 reg = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
1436 reg &= ~(IXGBE_RDRXCTL_MDP_EN | IXGBE_RDRXCTL_MBINTEN);
1437 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, reg);
1441 * ixgbe_enable_mdd_X550
1442 * @hw: pointer to hardware structure
1444 * Enable malicious driver detection
1446 void ixgbe_enable_mdd_X550(struct ixgbe_hw *hw)
1450 DEBUGFUNC("ixgbe_enable_mdd_X550");
1452 /* Enable MDD for TX DMA and interrupt */
1453 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1454 reg |= (IXGBE_DMATXCTL_MDP_EN | IXGBE_DMATXCTL_MBINTEN);
1455 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1457 /* Enable MDD for RX and interrupt */
1458 reg = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
1459 reg |= (IXGBE_RDRXCTL_MDP_EN | IXGBE_RDRXCTL_MBINTEN);
1460 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, reg);
1464 * ixgbe_restore_mdd_vf_X550
1465 * @hw: pointer to hardware structure
1468 * Restore VF that was disabled during malicious driver detection event
1470 void ixgbe_restore_mdd_vf_X550(struct ixgbe_hw *hw, u32 vf)
1472 u32 idx, reg, num_qs, start_q, bitmask;
1474 DEBUGFUNC("ixgbe_restore_mdd_vf_X550");
1476 /* Map VF to queues */
1477 reg = IXGBE_READ_REG(hw, IXGBE_MRQC);
1478 switch (reg & IXGBE_MRQC_MRQE_MASK) {
1479 case IXGBE_MRQC_VMDQRT8TCEN:
1480 num_qs = 8; /* 16 VFs / pools */
1481 bitmask = 0x000000FF;
1483 case IXGBE_MRQC_VMDQRSS32EN:
1484 case IXGBE_MRQC_VMDQRT4TCEN:
1485 num_qs = 4; /* 32 VFs / pools */
1486 bitmask = 0x0000000F;
1488 default: /* 64 VFs / pools */
1490 bitmask = 0x00000003;
1493 start_q = vf * num_qs;
1495 /* Release vf's queues by clearing WQBR_TX and WQBR_RX (RW1C) */
1498 reg |= (bitmask << (start_q % 32));
1499 IXGBE_WRITE_REG(hw, IXGBE_WQBR_TX(idx), reg);
1500 IXGBE_WRITE_REG(hw, IXGBE_WQBR_RX(idx), reg);
1504 * ixgbe_mdd_event_X550
1505 * @hw: pointer to hardware structure
1506 * @vf_bitmap: vf bitmap of malicious vfs
1508 * Handle malicious driver detection event.
1510 void ixgbe_mdd_event_X550(struct ixgbe_hw *hw, u32 *vf_bitmap)
1513 u32 i, j, reg, q, shift, vf, idx;
1515 DEBUGFUNC("ixgbe_mdd_event_X550");
1517 /* figure out pool size for mapping to vf's */
1518 reg = IXGBE_READ_REG(hw, IXGBE_MRQC);
1519 switch (reg & IXGBE_MRQC_MRQE_MASK) {
1520 case IXGBE_MRQC_VMDQRT8TCEN:
1521 shift = 3; /* 16 VFs / pools */
1523 case IXGBE_MRQC_VMDQRSS32EN:
1524 case IXGBE_MRQC_VMDQRT4TCEN:
1525 shift = 2; /* 32 VFs / pools */
1528 shift = 1; /* 64 VFs / pools */
1532 /* Read WQBR_TX and WQBR_RX and check for malicious queues */
1533 for (i = 0; i < 4; i++) {
1534 wqbr = IXGBE_READ_REG(hw, IXGBE_WQBR_TX(i));
1535 wqbr |= IXGBE_READ_REG(hw, IXGBE_WQBR_RX(i));
1540 /* Get malicious queue */
1541 for (j = 0; j < 32 && wqbr; j++) {
1543 if (!(wqbr & (1 << j)))
1546 /* Get queue from bitmask */
1549 /* Map queue to vf */
1552 /* Set vf bit in vf_bitmap */
1554 vf_bitmap[idx] |= (1 << (vf % 32));
1561 * ixgbe_get_media_type_X550em - Get media type
1562 * @hw: pointer to hardware structure
1564 * Returns the media type (fiber, copper, backplane)
1566 enum ixgbe_media_type ixgbe_get_media_type_X550em(struct ixgbe_hw *hw)
1568 enum ixgbe_media_type media_type;
1570 DEBUGFUNC("ixgbe_get_media_type_X550em");
1572 /* Detect if there is a copper PHY attached. */
1573 switch (hw->device_id) {
1574 case IXGBE_DEV_ID_X550EM_X_KR:
1575 case IXGBE_DEV_ID_X550EM_X_KX4:
1576 case IXGBE_DEV_ID_X550EM_A_KR:
1577 case IXGBE_DEV_ID_X550EM_A_KR_L:
1578 media_type = ixgbe_media_type_backplane;
1580 case IXGBE_DEV_ID_X550EM_X_SFP:
1581 case IXGBE_DEV_ID_X550EM_A_SFP:
1582 case IXGBE_DEV_ID_X550EM_A_SFP_N:
1583 case IXGBE_DEV_ID_X550EM_A_QSFP:
1584 case IXGBE_DEV_ID_X550EM_A_QSFP_N:
1585 media_type = ixgbe_media_type_fiber;
1587 case IXGBE_DEV_ID_X550EM_X_1G_T:
1588 case IXGBE_DEV_ID_X550EM_X_10G_T:
1589 case IXGBE_DEV_ID_X550EM_A_10G_T:
1590 media_type = ixgbe_media_type_copper;
1592 case IXGBE_DEV_ID_X550EM_A_SGMII:
1593 case IXGBE_DEV_ID_X550EM_A_SGMII_L:
1594 media_type = ixgbe_media_type_backplane;
1595 hw->phy.type = ixgbe_phy_sgmii;
1597 case IXGBE_DEV_ID_X550EM_A_1G_T:
1598 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
1599 media_type = ixgbe_media_type_copper;
1602 media_type = ixgbe_media_type_unknown;
1609 * ixgbe_supported_sfp_modules_X550em - Check if SFP module type is supported
1610 * @hw: pointer to hardware structure
1611 * @linear: true if SFP module is linear
1613 STATIC s32 ixgbe_supported_sfp_modules_X550em(struct ixgbe_hw *hw, bool *linear)
1615 DEBUGFUNC("ixgbe_supported_sfp_modules_X550em");
1617 switch (hw->phy.sfp_type) {
1618 case ixgbe_sfp_type_not_present:
1619 return IXGBE_ERR_SFP_NOT_PRESENT;
1620 case ixgbe_sfp_type_da_cu_core0:
1621 case ixgbe_sfp_type_da_cu_core1:
1624 case ixgbe_sfp_type_srlr_core0:
1625 case ixgbe_sfp_type_srlr_core1:
1626 case ixgbe_sfp_type_da_act_lmt_core0:
1627 case ixgbe_sfp_type_da_act_lmt_core1:
1628 case ixgbe_sfp_type_1g_sx_core0:
1629 case ixgbe_sfp_type_1g_sx_core1:
1630 case ixgbe_sfp_type_1g_lx_core0:
1631 case ixgbe_sfp_type_1g_lx_core1:
1634 case ixgbe_sfp_type_unknown:
1635 case ixgbe_sfp_type_1g_cu_core0:
1636 case ixgbe_sfp_type_1g_cu_core1:
1638 return IXGBE_ERR_SFP_NOT_SUPPORTED;
1641 return IXGBE_SUCCESS;
1645 * ixgbe_identify_sfp_module_X550em - Identifies SFP modules
1646 * @hw: pointer to hardware structure
1648 * Searches for and identifies the SFP module and assigns appropriate PHY type.
1650 s32 ixgbe_identify_sfp_module_X550em(struct ixgbe_hw *hw)
1655 DEBUGFUNC("ixgbe_identify_sfp_module_X550em");
1657 status = ixgbe_identify_module_generic(hw);
1659 if (status != IXGBE_SUCCESS)
1662 /* Check if SFP module is supported */
1663 status = ixgbe_supported_sfp_modules_X550em(hw, &linear);
1669 * ixgbe_setup_sfp_modules_X550em - Setup MAC link ops
1670 * @hw: pointer to hardware structure
1672 s32 ixgbe_setup_sfp_modules_X550em(struct ixgbe_hw *hw)
1677 DEBUGFUNC("ixgbe_setup_sfp_modules_X550em");
1679 /* Check if SFP module is supported */
1680 status = ixgbe_supported_sfp_modules_X550em(hw, &linear);
1682 if (status != IXGBE_SUCCESS)
1685 ixgbe_init_mac_link_ops_X550em(hw);
1686 hw->phy.ops.reset = NULL;
1688 return IXGBE_SUCCESS;
1692 * ixgbe_restart_an_internal_phy_x550em - restart autonegotiation for the
1694 * @hw: pointer to hardware structure
1696 STATIC s32 ixgbe_restart_an_internal_phy_x550em(struct ixgbe_hw *hw)
1701 /* Restart auto-negotiation. */
1702 status = hw->mac.ops.read_iosf_sb_reg(hw,
1703 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1704 IXGBE_SB_IOSF_TARGET_KR_PHY, &link_ctrl);
1707 DEBUGOUT("Auto-negotiation did not complete\n");
1711 link_ctrl |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_RESTART;
1712 status = hw->mac.ops.write_iosf_sb_reg(hw,
1713 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1714 IXGBE_SB_IOSF_TARGET_KR_PHY, link_ctrl);
1716 if (hw->mac.type == ixgbe_mac_X550EM_a) {
1719 /* Indicate to FW that AN restart has been asserted */
1720 status = hw->mac.ops.read_iosf_sb_reg(hw,
1721 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1722 IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_mask_st20);
1725 DEBUGOUT("Auto-negotiation did not complete\n");
1729 flx_mask_st20 |= IXGBE_KRM_PMD_FLX_MASK_ST20_FW_AN_RESTART;
1730 status = hw->mac.ops.write_iosf_sb_reg(hw,
1731 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1732 IXGBE_SB_IOSF_TARGET_KR_PHY, flx_mask_st20);
1739 * ixgbe_setup_sgmii - Set up link for sgmii
1740 * @hw: pointer to hardware structure
1742 STATIC s32 ixgbe_setup_sgmii(struct ixgbe_hw *hw, ixgbe_link_speed speed,
1745 struct ixgbe_mac_info *mac = &hw->mac;
1746 u32 lval, sval, flx_val;
1749 rc = mac->ops.read_iosf_sb_reg(hw,
1750 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1751 IXGBE_SB_IOSF_TARGET_KR_PHY, &lval);
1755 lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
1756 lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
1757 lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN;
1758 lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN;
1759 lval |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
1760 rc = mac->ops.write_iosf_sb_reg(hw,
1761 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1762 IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
1766 rc = mac->ops.read_iosf_sb_reg(hw,
1767 IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1768 IXGBE_SB_IOSF_TARGET_KR_PHY, &sval);
1772 sval |= IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D;
1773 sval |= IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D;
1774 rc = mac->ops.write_iosf_sb_reg(hw,
1775 IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1776 IXGBE_SB_IOSF_TARGET_KR_PHY, sval);
1780 rc = mac->ops.read_iosf_sb_reg(hw,
1781 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1782 IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_val);
1786 flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
1787 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G;
1788 flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
1789 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
1790 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
1792 rc = mac->ops.write_iosf_sb_reg(hw,
1793 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1794 IXGBE_SB_IOSF_TARGET_KR_PHY, flx_val);
1798 rc = ixgbe_restart_an_internal_phy_x550em(hw);
1802 return hw->phy.ops.setup_link_speed(hw, speed, autoneg_wait);
1806 * ixgbe_setup_sgmii_fw - Set up link for sgmii with firmware-controlled PHYs
1807 * @hw: pointer to hardware structure
1809 STATIC s32 ixgbe_setup_sgmii_fw(struct ixgbe_hw *hw, ixgbe_link_speed speed,
1812 struct ixgbe_mac_info *mac = &hw->mac;
1813 u32 lval, sval, flx_val;
1816 rc = mac->ops.read_iosf_sb_reg(hw,
1817 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1818 IXGBE_SB_IOSF_TARGET_KR_PHY, &lval);
1822 lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
1823 lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
1824 lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN;
1825 lval |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN;
1826 lval &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
1827 rc = mac->ops.write_iosf_sb_reg(hw,
1828 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1829 IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
1833 rc = mac->ops.read_iosf_sb_reg(hw,
1834 IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1835 IXGBE_SB_IOSF_TARGET_KR_PHY, &sval);
1839 sval &= ~IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D;
1840 sval &= ~IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D;
1841 rc = mac->ops.write_iosf_sb_reg(hw,
1842 IXGBE_KRM_SGMII_CTRL(hw->bus.lan_id),
1843 IXGBE_SB_IOSF_TARGET_KR_PHY, sval);
1847 rc = mac->ops.write_iosf_sb_reg(hw,
1848 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
1849 IXGBE_SB_IOSF_TARGET_KR_PHY, lval);
1853 rc = mac->ops.read_iosf_sb_reg(hw,
1854 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1855 IXGBE_SB_IOSF_TARGET_KR_PHY, &flx_val);
1859 flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
1860 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN;
1861 flx_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
1862 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
1863 flx_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
1865 rc = mac->ops.write_iosf_sb_reg(hw,
1866 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
1867 IXGBE_SB_IOSF_TARGET_KR_PHY, flx_val);
1871 rc = ixgbe_restart_an_internal_phy_x550em(hw);
1873 return hw->phy.ops.setup_link_speed(hw, speed, autoneg_wait);
1877 * ixgbe_init_mac_link_ops_X550em - init mac link function pointers
1878 * @hw: pointer to hardware structure
1880 void ixgbe_init_mac_link_ops_X550em(struct ixgbe_hw *hw)
1882 struct ixgbe_mac_info *mac = &hw->mac;
1884 DEBUGFUNC("ixgbe_init_mac_link_ops_X550em");
1886 switch (hw->mac.ops.get_media_type(hw)) {
1887 case ixgbe_media_type_fiber:
1888 /* CS4227 does not support autoneg, so disable the laser control
1889 * functions for SFP+ fiber
1891 mac->ops.disable_tx_laser = NULL;
1892 mac->ops.enable_tx_laser = NULL;
1893 mac->ops.flap_tx_laser = NULL;
1894 mac->ops.setup_link = ixgbe_setup_mac_link_multispeed_fiber;
1895 mac->ops.set_rate_select_speed =
1896 ixgbe_set_soft_rate_select_speed;
1898 if ((hw->device_id == IXGBE_DEV_ID_X550EM_A_SFP_N) ||
1899 (hw->device_id == IXGBE_DEV_ID_X550EM_A_SFP))
1900 mac->ops.setup_mac_link =
1901 ixgbe_setup_mac_link_sfp_x550a;
1903 mac->ops.setup_mac_link =
1904 ixgbe_setup_mac_link_sfp_x550em;
1906 case ixgbe_media_type_copper:
1907 if (hw->mac.type == ixgbe_mac_X550EM_a) {
1908 if (hw->device_id == IXGBE_DEV_ID_X550EM_A_1G_T ||
1909 hw->device_id == IXGBE_DEV_ID_X550EM_A_1G_T_L) {
1910 mac->ops.setup_link = ixgbe_setup_sgmii_fw;
1911 mac->ops.check_link =
1912 ixgbe_check_mac_link_generic;
1914 mac->ops.setup_link =
1915 ixgbe_setup_mac_link_t_X550em;
1918 mac->ops.setup_link = ixgbe_setup_mac_link_t_X550em;
1919 mac->ops.check_link = ixgbe_check_link_t_X550em;
1922 case ixgbe_media_type_backplane:
1923 if (hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII ||
1924 hw->device_id == IXGBE_DEV_ID_X550EM_A_SGMII_L)
1925 mac->ops.setup_link = ixgbe_setup_sgmii;
1933 * ixgbe_get_link_capabilities_x550em - Determines link capabilities
1934 * @hw: pointer to hardware structure
1935 * @speed: pointer to link speed
1936 * @autoneg: true when autoneg or autotry is enabled
1938 s32 ixgbe_get_link_capabilities_X550em(struct ixgbe_hw *hw,
1939 ixgbe_link_speed *speed,
1942 DEBUGFUNC("ixgbe_get_link_capabilities_X550em");
1945 if (hw->phy.type == ixgbe_phy_fw) {
1947 *speed = hw->phy.speeds_supported;
1952 if (hw->phy.media_type == ixgbe_media_type_fiber) {
1954 /* CS4227 SFP must not enable auto-negotiation */
1957 /* Check if 1G SFP module. */
1958 if (hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core0 ||
1959 hw->phy.sfp_type == ixgbe_sfp_type_1g_sx_core1
1960 || hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core0 ||
1961 hw->phy.sfp_type == ixgbe_sfp_type_1g_lx_core1) {
1962 *speed = IXGBE_LINK_SPEED_1GB_FULL;
1963 return IXGBE_SUCCESS;
1966 /* Link capabilities are based on SFP */
1967 if (hw->phy.multispeed_fiber)
1968 *speed = IXGBE_LINK_SPEED_10GB_FULL |
1969 IXGBE_LINK_SPEED_1GB_FULL;
1971 *speed = IXGBE_LINK_SPEED_10GB_FULL;
1973 switch (hw->phy.type) {
1974 case ixgbe_phy_sgmii:
1975 *speed = IXGBE_LINK_SPEED_1GB_FULL;
1977 case ixgbe_phy_x550em_kr:
1978 if (hw->mac.type == ixgbe_mac_X550EM_a) {
1979 /* check different backplane modes */
1980 if (hw->phy.nw_mng_if_sel &
1981 IXGBE_NW_MNG_IF_SEL_PHY_SPEED_2_5G) {
1982 *speed = IXGBE_LINK_SPEED_2_5GB_FULL;
1984 } else if (hw->device_id ==
1985 IXGBE_DEV_ID_X550EM_A_KR_L) {
1986 *speed = IXGBE_LINK_SPEED_1GB_FULL;
1992 *speed = IXGBE_LINK_SPEED_10GB_FULL |
1993 IXGBE_LINK_SPEED_1GB_FULL;
1999 return IXGBE_SUCCESS;
2003 * ixgbe_get_lasi_ext_t_x550em - Determime external Base T PHY interrupt cause
2004 * @hw: pointer to hardware structure
2005 * @lsc: pointer to boolean flag which indicates whether external Base T
2006 * PHY interrupt is lsc
2008 * Determime if external Base T PHY interrupt cause is high temperature
2009 * failure alarm or link status change.
2011 * Return IXGBE_ERR_OVERTEMP if interrupt is high temperature
2012 * failure alarm, else return PHY access status.
2014 STATIC s32 ixgbe_get_lasi_ext_t_x550em(struct ixgbe_hw *hw, bool *lsc)
2021 /* Vendor alarm triggered */
2022 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG,
2023 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2026 if (status != IXGBE_SUCCESS ||
2027 !(reg & IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN))
2030 /* Vendor Auto-Neg alarm triggered or Global alarm 1 triggered */
2031 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_FLAG,
2032 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2035 if (status != IXGBE_SUCCESS ||
2036 !(reg & (IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN |
2037 IXGBE_MDIO_GLOBAL_ALARM_1_INT)))
2040 /* Global alarm triggered */
2041 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_ALARM_1,
2042 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2045 if (status != IXGBE_SUCCESS)
2048 /* If high temperature failure, then return over temp error and exit */
2049 if (reg & IXGBE_MDIO_GLOBAL_ALM_1_HI_TMP_FAIL) {
2050 /* power down the PHY in case the PHY FW didn't already */
2051 ixgbe_set_copper_phy_power(hw, false);
2052 return IXGBE_ERR_OVERTEMP;
2053 } else if (reg & IXGBE_MDIO_GLOBAL_ALM_1_DEV_FAULT) {
2054 /* device fault alarm triggered */
2055 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_FAULT_MSG,
2056 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2059 if (status != IXGBE_SUCCESS)
2062 /* if device fault was due to high temp alarm handle and exit */
2063 if (reg == IXGBE_MDIO_GLOBAL_FAULT_MSG_HI_TMP) {
2064 /* power down the PHY in case the PHY FW didn't */
2065 ixgbe_set_copper_phy_power(hw, false);
2066 return IXGBE_ERR_OVERTEMP;
2070 /* Vendor alarm 2 triggered */
2071 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG,
2072 IXGBE_MDIO_AUTO_NEG_DEV_TYPE, ®);
2074 if (status != IXGBE_SUCCESS ||
2075 !(reg & IXGBE_MDIO_GLOBAL_STD_ALM2_INT))
2078 /* link connect/disconnect event occurred */
2079 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM2,
2080 IXGBE_MDIO_AUTO_NEG_DEV_TYPE, ®);
2082 if (status != IXGBE_SUCCESS)
2086 if (reg & IXGBE_MDIO_AUTO_NEG_VEN_LSC)
2089 return IXGBE_SUCCESS;
2093 * ixgbe_enable_lasi_ext_t_x550em - Enable external Base T PHY interrupts
2094 * @hw: pointer to hardware structure
2096 * Enable link status change and temperature failure alarm for the external
2099 * Returns PHY access status
2101 STATIC s32 ixgbe_enable_lasi_ext_t_x550em(struct ixgbe_hw *hw)
2107 /* Clear interrupt flags */
2108 status = ixgbe_get_lasi_ext_t_x550em(hw, &lsc);
2110 /* Enable link status change alarm */
2112 /* Enable the LASI interrupts on X552 devices to receive notifications
2113 * of the link configurations of the external PHY and correspondingly
2114 * support the configuration of the internal iXFI link, since iXFI does
2115 * not support auto-negotiation. This is not required for X553 devices
2116 * having KR support, which performs auto-negotiations and which is used
2117 * as the internal link to the external PHY. Hence adding a check here
2118 * to avoid enabling LASI interrupts for X553 devices.
2120 if (hw->mac.type != ixgbe_mac_X550EM_a) {
2121 status = hw->phy.ops.read_reg(hw,
2122 IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK,
2123 IXGBE_MDIO_AUTO_NEG_DEV_TYPE, ®);
2125 if (status != IXGBE_SUCCESS)
2128 reg |= IXGBE_MDIO_PMA_TX_VEN_LASI_INT_EN;
2130 status = hw->phy.ops.write_reg(hw,
2131 IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK,
2132 IXGBE_MDIO_AUTO_NEG_DEV_TYPE, reg);
2134 if (status != IXGBE_SUCCESS)
2138 /* Enable high temperature failure and global fault alarms */
2139 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_MASK,
2140 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2143 if (status != IXGBE_SUCCESS)
2146 reg |= (IXGBE_MDIO_GLOBAL_INT_HI_TEMP_EN |
2147 IXGBE_MDIO_GLOBAL_INT_DEV_FAULT_EN);
2149 status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_MASK,
2150 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2153 if (status != IXGBE_SUCCESS)
2156 /* Enable vendor Auto-Neg alarm and Global Interrupt Mask 1 alarm */
2157 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK,
2158 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2161 if (status != IXGBE_SUCCESS)
2164 reg |= (IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN |
2165 IXGBE_MDIO_GLOBAL_ALARM_1_INT);
2167 status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK,
2168 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2171 if (status != IXGBE_SUCCESS)
2174 /* Enable chip-wide vendor alarm */
2175 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK,
2176 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2179 if (status != IXGBE_SUCCESS)
2182 reg |= IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN;
2184 status = hw->phy.ops.write_reg(hw, IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK,
2185 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2192 * ixgbe_setup_kr_speed_x550em - Configure the KR PHY for link speed.
2193 * @hw: pointer to hardware structure
2194 * @speed: link speed
2196 * Configures the integrated KR PHY.
2198 STATIC s32 ixgbe_setup_kr_speed_x550em(struct ixgbe_hw *hw,
2199 ixgbe_link_speed speed)
2204 status = hw->mac.ops.read_iosf_sb_reg(hw,
2205 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2206 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2210 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
2211 reg_val &= ~(IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR |
2212 IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX);
2214 /* Advertise 10G support. */
2215 if (speed & IXGBE_LINK_SPEED_10GB_FULL)
2216 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR;
2218 /* Advertise 1G support. */
2219 if (speed & IXGBE_LINK_SPEED_1GB_FULL)
2220 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX;
2222 status = hw->mac.ops.write_iosf_sb_reg(hw,
2223 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2224 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2226 if (hw->mac.type == ixgbe_mac_X550EM_a) {
2227 /* Set lane mode to KR auto negotiation */
2228 status = hw->mac.ops.read_iosf_sb_reg(hw,
2229 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2230 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2235 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
2236 reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN;
2237 reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
2238 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
2239 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
2241 status = hw->mac.ops.write_iosf_sb_reg(hw,
2242 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2243 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2246 return ixgbe_restart_an_internal_phy_x550em(hw);
2250 * ixgbe_reset_phy_fw - Reset firmware-controlled PHYs
2251 * @hw: pointer to hardware structure
2253 static s32 ixgbe_reset_phy_fw(struct ixgbe_hw *hw)
2255 u32 store[FW_PHY_ACT_DATA_COUNT] = { 0 };
2258 if (hw->phy.reset_disable || ixgbe_check_reset_blocked(hw))
2259 return IXGBE_SUCCESS;
2261 rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_PHY_SW_RESET, &store);
2264 memset(store, 0, sizeof(store));
2266 rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_INIT_PHY, &store);
2270 return ixgbe_setup_fw_link(hw);
2274 * ixgbe_check_overtemp_fw - Check firmware-controlled PHYs for overtemp
2275 * @hw: pointer to hardware structure
2277 static s32 ixgbe_check_overtemp_fw(struct ixgbe_hw *hw)
2279 u32 store[FW_PHY_ACT_DATA_COUNT] = { 0 };
2282 rc = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_LINK_INFO, &store);
2286 if (store[0] & FW_PHY_ACT_GET_LINK_INFO_TEMP) {
2287 ixgbe_shutdown_fw_phy(hw);
2288 return IXGBE_ERR_OVERTEMP;
2290 return IXGBE_SUCCESS;
2294 * ixgbe_read_mng_if_sel_x550em - Read NW_MNG_IF_SEL register
2295 * @hw: pointer to hardware structure
2297 * Read NW_MNG_IF_SEL register and save field values, and check for valid field
2300 STATIC s32 ixgbe_read_mng_if_sel_x550em(struct ixgbe_hw *hw)
2302 /* Save NW management interface connected on board. This is used
2303 * to determine internal PHY mode.
2305 hw->phy.nw_mng_if_sel = IXGBE_READ_REG(hw, IXGBE_NW_MNG_IF_SEL);
2307 /* If X552 (X550EM_a) and MDIO is connected to external PHY, then set
2308 * PHY address. This register field was has only been used for X552.
2310 if (hw->mac.type == ixgbe_mac_X550EM_a &&
2311 hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_MDIO_ACT) {
2312 hw->phy.addr = (hw->phy.nw_mng_if_sel &
2313 IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD) >>
2314 IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT;
2317 return IXGBE_SUCCESS;
2321 * ixgbe_init_phy_ops_X550em - PHY/SFP specific init
2322 * @hw: pointer to hardware structure
2324 * Initialize any function pointers that were not able to be
2325 * set during init_shared_code because the PHY/SFP type was
2326 * not known. Perform the SFP init if necessary.
2328 s32 ixgbe_init_phy_ops_X550em(struct ixgbe_hw *hw)
2330 struct ixgbe_phy_info *phy = &hw->phy;
2333 DEBUGFUNC("ixgbe_init_phy_ops_X550em");
2335 hw->mac.ops.set_lan_id(hw);
2336 ixgbe_read_mng_if_sel_x550em(hw);
2338 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) {
2339 phy->phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
2340 ixgbe_setup_mux_ctl(hw);
2341 phy->ops.identify_sfp = ixgbe_identify_sfp_module_X550em;
2344 switch (hw->device_id) {
2345 case IXGBE_DEV_ID_X550EM_A_1G_T:
2346 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
2347 phy->ops.read_reg_mdi = ixgbe_read_phy_reg_mdi_22;
2348 phy->ops.write_reg_mdi = ixgbe_write_phy_reg_mdi_22;
2349 hw->phy.ops.read_reg = ixgbe_read_phy_reg_x550a;
2350 hw->phy.ops.write_reg = ixgbe_write_phy_reg_x550a;
2351 phy->ops.check_overtemp = ixgbe_check_overtemp_fw;
2353 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY1_SM;
2355 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY0_SM;
2358 case IXGBE_DEV_ID_X550EM_A_10G_T:
2359 case IXGBE_DEV_ID_X550EM_A_SFP:
2360 hw->phy.ops.read_reg = ixgbe_read_phy_reg_x550a;
2361 hw->phy.ops.write_reg = ixgbe_write_phy_reg_x550a;
2363 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY1_SM;
2365 hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY0_SM;
2367 case IXGBE_DEV_ID_X550EM_X_SFP:
2368 /* set up for CS4227 usage */
2369 hw->phy.phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
2375 /* Identify the PHY or SFP module */
2376 ret_val = phy->ops.identify(hw);
2377 if (ret_val == IXGBE_ERR_SFP_NOT_SUPPORTED ||
2378 ret_val == IXGBE_ERR_PHY_ADDR_INVALID)
2381 /* Setup function pointers based on detected hardware */
2382 ixgbe_init_mac_link_ops_X550em(hw);
2383 if (phy->sfp_type != ixgbe_sfp_type_unknown)
2384 phy->ops.reset = NULL;
2386 /* Set functions pointers based on phy type */
2387 switch (hw->phy.type) {
2388 case ixgbe_phy_x550em_kx4:
2389 phy->ops.setup_link = NULL;
2390 phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
2391 phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
2393 case ixgbe_phy_x550em_kr:
2394 phy->ops.setup_link = ixgbe_setup_kr_x550em;
2395 phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
2396 phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
2398 case ixgbe_phy_x550em_ext_t:
2399 /* If internal link mode is XFI, then setup iXFI internal link,
2400 * else setup KR now.
2402 phy->ops.setup_internal_link =
2403 ixgbe_setup_internal_phy_t_x550em;
2405 /* setup SW LPLU only for first revision of X550EM_x */
2406 if ((hw->mac.type == ixgbe_mac_X550EM_x) &&
2407 !(IXGBE_FUSES0_REV_MASK &
2408 IXGBE_READ_REG(hw, IXGBE_FUSES0_GROUP(0))))
2409 phy->ops.enter_lplu = ixgbe_enter_lplu_t_x550em;
2411 phy->ops.handle_lasi = ixgbe_handle_lasi_ext_t_x550em;
2412 phy->ops.reset = ixgbe_reset_phy_t_X550em;
2414 case ixgbe_phy_sgmii:
2415 phy->ops.setup_link = NULL;
2418 phy->ops.setup_link = ixgbe_setup_fw_link;
2419 phy->ops.reset = ixgbe_reset_phy_fw;
2428 * ixgbe_set_mdio_speed - Set MDIO clock speed
2429 * @hw: pointer to hardware structure
2431 STATIC void ixgbe_set_mdio_speed(struct ixgbe_hw *hw)
2435 switch (hw->device_id) {
2436 case IXGBE_DEV_ID_X550EM_X_10G_T:
2437 case IXGBE_DEV_ID_X550EM_A_SGMII:
2438 case IXGBE_DEV_ID_X550EM_A_SGMII_L:
2439 case IXGBE_DEV_ID_X550EM_A_10G_T:
2440 case IXGBE_DEV_ID_X550EM_A_SFP:
2441 case IXGBE_DEV_ID_X550EM_A_QSFP:
2442 /* Config MDIO clock speed before the first MDIO PHY access */
2443 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2444 hlreg0 &= ~IXGBE_HLREG0_MDCSPD;
2445 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
2447 case IXGBE_DEV_ID_X550EM_A_1G_T:
2448 case IXGBE_DEV_ID_X550EM_A_1G_T_L:
2449 /* Select fast MDIO clock speed for these devices */
2450 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2451 hlreg0 |= IXGBE_HLREG0_MDCSPD;
2452 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
2460 * ixgbe_reset_hw_X550em - Perform hardware reset
2461 * @hw: pointer to hardware structure
2463 * Resets the hardware by resetting the transmit and receive units, masks
2464 * and clears all interrupts, perform a PHY reset, and perform a link (MAC)
2467 s32 ixgbe_reset_hw_X550em(struct ixgbe_hw *hw)
2469 ixgbe_link_speed link_speed;
2473 bool link_up = false;
2475 DEBUGFUNC("ixgbe_reset_hw_X550em");
2477 /* Call adapter stop to disable Tx/Rx and clear interrupts */
2478 status = hw->mac.ops.stop_adapter(hw);
2479 if (status != IXGBE_SUCCESS)
2482 /* flush pending Tx transactions */
2483 ixgbe_clear_tx_pending(hw);
2485 ixgbe_set_mdio_speed(hw);
2487 /* PHY ops must be identified and initialized prior to reset */
2488 status = hw->phy.ops.init(hw);
2490 if (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
2493 /* start the external PHY */
2494 if (hw->phy.type == ixgbe_phy_x550em_ext_t) {
2495 status = ixgbe_init_ext_t_x550em(hw);
2500 /* Setup SFP module if there is one present. */
2501 if (hw->phy.sfp_setup_needed) {
2502 status = hw->mac.ops.setup_sfp(hw);
2503 hw->phy.sfp_setup_needed = false;
2506 if (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
2510 if (!hw->phy.reset_disable && hw->phy.ops.reset) {
2511 if (hw->phy.ops.reset(hw) == IXGBE_ERR_OVERTEMP)
2512 return IXGBE_ERR_OVERTEMP;
2516 /* Issue global reset to the MAC. Needs to be SW reset if link is up.
2517 * If link reset is used when link is up, it might reset the PHY when
2518 * mng is using it. If link is down or the flag to force full link
2519 * reset is set, then perform link reset.
2521 ctrl = IXGBE_CTRL_LNK_RST;
2522 if (!hw->force_full_reset) {
2523 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
2525 ctrl = IXGBE_CTRL_RST;
2528 ctrl |= IXGBE_READ_REG(hw, IXGBE_CTRL);
2529 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
2530 IXGBE_WRITE_FLUSH(hw);
2532 /* Poll for reset bit to self-clear meaning reset is complete */
2533 for (i = 0; i < 10; i++) {
2535 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
2536 if (!(ctrl & IXGBE_CTRL_RST_MASK))
2540 if (ctrl & IXGBE_CTRL_RST_MASK) {
2541 status = IXGBE_ERR_RESET_FAILED;
2542 DEBUGOUT("Reset polling failed to complete.\n");
2547 /* Double resets are required for recovery from certain error
2548 * conditions. Between resets, it is necessary to stall to
2549 * allow time for any pending HW events to complete.
2551 if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
2552 hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
2556 /* Store the permanent mac address */
2557 hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr);
2559 /* Store MAC address from RAR0, clear receive address registers, and
2560 * clear the multicast table. Also reset num_rar_entries to 128,
2561 * since we modify this value when programming the SAN MAC address.
2563 hw->mac.num_rar_entries = 128;
2564 hw->mac.ops.init_rx_addrs(hw);
2566 ixgbe_set_mdio_speed(hw);
2568 if (hw->device_id == IXGBE_DEV_ID_X550EM_X_SFP)
2569 ixgbe_setup_mux_ctl(hw);
2575 * ixgbe_init_ext_t_x550em - Start (unstall) the external Base T PHY.
2576 * @hw: pointer to hardware structure
2578 s32 ixgbe_init_ext_t_x550em(struct ixgbe_hw *hw)
2583 status = hw->phy.ops.read_reg(hw,
2584 IXGBE_MDIO_TX_VENDOR_ALARMS_3,
2585 IXGBE_MDIO_PMA_PMD_DEV_TYPE,
2588 if (status != IXGBE_SUCCESS)
2591 /* If PHY FW reset completed bit is set then this is the first
2592 * SW instance after a power on so the PHY FW must be un-stalled.
2594 if (reg & IXGBE_MDIO_TX_VENDOR_ALARMS_3_RST_MASK) {
2595 status = hw->phy.ops.read_reg(hw,
2596 IXGBE_MDIO_GLOBAL_RES_PR_10,
2597 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2600 if (status != IXGBE_SUCCESS)
2603 reg &= ~IXGBE_MDIO_POWER_UP_STALL;
2605 status = hw->phy.ops.write_reg(hw,
2606 IXGBE_MDIO_GLOBAL_RES_PR_10,
2607 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE,
2610 if (status != IXGBE_SUCCESS)
2618 * ixgbe_setup_kr_x550em - Configure the KR PHY.
2619 * @hw: pointer to hardware structure
2621 * Configures the integrated KR PHY for X550EM_x.
2623 s32 ixgbe_setup_kr_x550em(struct ixgbe_hw *hw)
2625 if (hw->mac.type != ixgbe_mac_X550EM_x)
2626 return IXGBE_SUCCESS;
2628 return ixgbe_setup_kr_speed_x550em(hw, hw->phy.autoneg_advertised);
2632 * ixgbe_setup_mac_link_sfp_x550em - Setup internal/external the PHY for SFP
2633 * @hw: pointer to hardware structure
2635 * Configure the external PHY and the integrated KR PHY for SFP support.
2637 s32 ixgbe_setup_mac_link_sfp_x550em(struct ixgbe_hw *hw,
2638 ixgbe_link_speed speed,
2639 bool autoneg_wait_to_complete)
2642 u16 reg_slice, reg_val;
2643 bool setup_linear = false;
2644 UNREFERENCED_1PARAMETER(autoneg_wait_to_complete);
2646 /* Check if SFP module is supported and linear */
2647 ret_val = ixgbe_supported_sfp_modules_X550em(hw, &setup_linear);
2649 /* If no SFP module present, then return success. Return success since
2650 * there is no reason to configure CS4227 and SFP not present error is
2651 * not excepted in the setup MAC link flow.
2653 if (ret_val == IXGBE_ERR_SFP_NOT_PRESENT)
2654 return IXGBE_SUCCESS;
2656 if (ret_val != IXGBE_SUCCESS)
2659 if (!(hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE)) {
2660 /* Configure CS4227 LINE side to 10G SR. */
2661 reg_slice = IXGBE_CS4227_LINE_SPARE22_MSB +
2662 (hw->bus.lan_id << 12);
2663 reg_val = IXGBE_CS4227_SPEED_10G;
2664 ret_val = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
2667 reg_slice = IXGBE_CS4227_LINE_SPARE24_LSB +
2668 (hw->bus.lan_id << 12);
2669 reg_val = (IXGBE_CS4227_EDC_MODE_SR << 1) | 0x1;
2670 ret_val = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
2673 /* Configure CS4227 for HOST connection rate then type. */
2674 reg_slice = IXGBE_CS4227_HOST_SPARE22_MSB +
2675 (hw->bus.lan_id << 12);
2676 reg_val = (speed & IXGBE_LINK_SPEED_10GB_FULL) ?
2677 IXGBE_CS4227_SPEED_10G : IXGBE_CS4227_SPEED_1G;
2678 ret_val = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
2681 reg_slice = IXGBE_CS4227_HOST_SPARE24_LSB +
2682 (hw->bus.lan_id << 12);
2684 reg_val = (IXGBE_CS4227_EDC_MODE_CX1 << 1) | 0x1;
2686 reg_val = (IXGBE_CS4227_EDC_MODE_SR << 1) | 0x1;
2687 ret_val = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
2690 /* Setup XFI internal link. */
2691 ret_val = ixgbe_setup_ixfi_x550em(hw, &speed);
2693 /* Configure internal PHY for KR/KX. */
2694 ixgbe_setup_kr_speed_x550em(hw, speed);
2696 /* Configure CS4227 LINE side to proper mode. */
2697 reg_slice = IXGBE_CS4227_LINE_SPARE24_LSB +
2698 (hw->bus.lan_id << 12);
2700 reg_val = (IXGBE_CS4227_EDC_MODE_CX1 << 1) | 0x1;
2702 reg_val = (IXGBE_CS4227_EDC_MODE_SR << 1) | 0x1;
2703 ret_val = hw->link.ops.write_link(hw, hw->link.addr, reg_slice,
2710 * ixgbe_setup_sfi_x550a - Configure the internal PHY for native SFI mode
2711 * @hw: pointer to hardware structure
2712 * @speed: the link speed to force
2714 * Configures the integrated PHY for native SFI mode. Used to connect the
2715 * internal PHY directly to an SFP cage, without autonegotiation.
2717 STATIC s32 ixgbe_setup_sfi_x550a(struct ixgbe_hw *hw, ixgbe_link_speed *speed)
2719 struct ixgbe_mac_info *mac = &hw->mac;
2723 /* Disable all AN and force speed to 10G Serial. */
2724 status = mac->ops.read_iosf_sb_reg(hw,
2725 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2726 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2727 if (status != IXGBE_SUCCESS)
2730 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN;
2731 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN;
2732 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN;
2733 reg_val &= ~IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK;
2735 /* Select forced link speed for internal PHY. */
2737 case IXGBE_LINK_SPEED_10GB_FULL:
2738 reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10G;
2740 case IXGBE_LINK_SPEED_1GB_FULL:
2741 reg_val |= IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G;
2744 /* Other link speeds are not supported by internal PHY. */
2745 return IXGBE_ERR_LINK_SETUP;
2748 status = mac->ops.write_iosf_sb_reg(hw,
2749 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2750 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2752 /* Toggle port SW reset by AN reset. */
2753 status = ixgbe_restart_an_internal_phy_x550em(hw);
2759 * ixgbe_setup_mac_link_sfp_x550a - Setup internal PHY for SFP
2760 * @hw: pointer to hardware structure
2762 * Configure the the integrated PHY for SFP support.
2764 s32 ixgbe_setup_mac_link_sfp_x550a(struct ixgbe_hw *hw,
2765 ixgbe_link_speed speed,
2766 bool autoneg_wait_to_complete)
2770 bool setup_linear = false;
2771 u32 reg_slice, reg_phy_int, slice_offset;
2773 UNREFERENCED_1PARAMETER(autoneg_wait_to_complete);
2775 /* Check if SFP module is supported and linear */
2776 ret_val = ixgbe_supported_sfp_modules_X550em(hw, &setup_linear);
2778 /* If no SFP module present, then return success. Return success since
2779 * SFP not present error is not excepted in the setup MAC link flow.
2781 if (ret_val == IXGBE_ERR_SFP_NOT_PRESENT)
2782 return IXGBE_SUCCESS;
2784 if (ret_val != IXGBE_SUCCESS)
2787 if (hw->device_id == IXGBE_DEV_ID_X550EM_A_SFP_N) {
2788 /* Configure internal PHY for native SFI based on module type */
2789 ret_val = hw->mac.ops.read_iosf_sb_reg(hw,
2790 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2791 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_phy_int);
2793 if (ret_val != IXGBE_SUCCESS)
2796 reg_phy_int &= IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_DA;
2798 reg_phy_int |= IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_SR;
2800 ret_val = hw->mac.ops.write_iosf_sb_reg(hw,
2801 IXGBE_KRM_PMD_FLX_MASK_ST20(hw->bus.lan_id),
2802 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_phy_int);
2804 if (ret_val != IXGBE_SUCCESS)
2807 /* Setup SFI internal link. */
2808 ret_val = ixgbe_setup_sfi_x550a(hw, &speed);
2810 /* Configure internal PHY for KR/KX. */
2811 ixgbe_setup_kr_speed_x550em(hw, speed);
2813 if (hw->phy.addr == 0x0 || hw->phy.addr == 0xFFFF) {
2815 DEBUGOUT("Invalid NW_MNG_IF_SEL.MDIO_PHY_ADD value\n");
2816 return IXGBE_ERR_PHY_ADDR_INVALID;
2819 /* Get external PHY SKU id */
2820 ret_val = hw->phy.ops.read_reg(hw, IXGBE_CS4227_EFUSE_PDF_SKU,
2821 IXGBE_MDIO_ZERO_DEV_TYPE, ®_phy_ext);
2823 if (ret_val != IXGBE_SUCCESS)
2826 /* When configuring quad port CS4223, the MAC instance is part
2827 * of the slice offset.
2829 if (reg_phy_ext == IXGBE_CS4223_SKU_ID)
2830 slice_offset = (hw->bus.lan_id +
2831 (hw->bus.instance_id << 1)) << 12;
2833 slice_offset = hw->bus.lan_id << 12;
2835 /* Configure CS4227/CS4223 LINE side to proper mode. */
2836 reg_slice = IXGBE_CS4227_LINE_SPARE24_LSB + slice_offset;
2838 ret_val = hw->phy.ops.read_reg(hw, reg_slice,
2839 IXGBE_MDIO_ZERO_DEV_TYPE, ®_phy_ext);
2841 if (ret_val != IXGBE_SUCCESS)
2844 reg_phy_ext &= ~((IXGBE_CS4227_EDC_MODE_CX1 << 1) |
2845 (IXGBE_CS4227_EDC_MODE_SR << 1));
2848 reg_phy_ext = (IXGBE_CS4227_EDC_MODE_CX1 << 1) | 0x1;
2850 reg_phy_ext = (IXGBE_CS4227_EDC_MODE_SR << 1) | 0x1;
2851 ret_val = hw->phy.ops.write_reg(hw, reg_slice,
2852 IXGBE_MDIO_ZERO_DEV_TYPE, reg_phy_ext);
2854 /* Flush previous write with a read */
2855 ret_val = hw->phy.ops.read_reg(hw, reg_slice,
2856 IXGBE_MDIO_ZERO_DEV_TYPE, ®_phy_ext);
2862 * ixgbe_setup_ixfi_x550em_x - MAC specific iXFI configuration
2863 * @hw: pointer to hardware structure
2865 * iXfI configuration needed for ixgbe_mac_X550EM_x devices.
2867 STATIC s32 ixgbe_setup_ixfi_x550em_x(struct ixgbe_hw *hw)
2869 struct ixgbe_mac_info *mac = &hw->mac;
2873 /* Disable training protocol FSM. */
2874 status = mac->ops.read_iosf_sb_reg(hw,
2875 IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
2876 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2877 if (status != IXGBE_SUCCESS)
2879 reg_val |= IXGBE_KRM_RX_TRN_LINKUP_CTRL_CONV_WO_PROTOCOL;
2880 status = mac->ops.write_iosf_sb_reg(hw,
2881 IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
2882 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2883 if (status != IXGBE_SUCCESS)
2886 /* Disable Flex from training TXFFE. */
2887 status = mac->ops.read_iosf_sb_reg(hw,
2888 IXGBE_KRM_DSP_TXFFE_STATE_4(hw->bus.lan_id),
2889 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2890 if (status != IXGBE_SUCCESS)
2892 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_C0_EN;
2893 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN;
2894 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN;
2895 status = mac->ops.write_iosf_sb_reg(hw,
2896 IXGBE_KRM_DSP_TXFFE_STATE_4(hw->bus.lan_id),
2897 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2898 if (status != IXGBE_SUCCESS)
2900 status = mac->ops.read_iosf_sb_reg(hw,
2901 IXGBE_KRM_DSP_TXFFE_STATE_5(hw->bus.lan_id),
2902 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2903 if (status != IXGBE_SUCCESS)
2905 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_C0_EN;
2906 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN;
2907 reg_val &= ~IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN;
2908 status = mac->ops.write_iosf_sb_reg(hw,
2909 IXGBE_KRM_DSP_TXFFE_STATE_5(hw->bus.lan_id),
2910 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2911 if (status != IXGBE_SUCCESS)
2914 /* Enable override for coefficients. */
2915 status = mac->ops.read_iosf_sb_reg(hw,
2916 IXGBE_KRM_TX_COEFF_CTRL_1(hw->bus.lan_id),
2917 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2918 if (status != IXGBE_SUCCESS)
2920 reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_OVRRD_EN;
2921 reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CZERO_EN;
2922 reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CPLUS1_OVRRD_EN;
2923 reg_val |= IXGBE_KRM_TX_COEFF_CTRL_1_CMINUS1_OVRRD_EN;
2924 status = mac->ops.write_iosf_sb_reg(hw,
2925 IXGBE_KRM_TX_COEFF_CTRL_1(hw->bus.lan_id),
2926 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2931 * ixgbe_setup_ixfi_x550em - Configure the KR PHY for iXFI mode.
2932 * @hw: pointer to hardware structure
2933 * @speed: the link speed to force
2935 * Configures the integrated KR PHY to use iXFI mode. Used to connect an
2936 * internal and external PHY at a specific speed, without autonegotiation.
2938 STATIC s32 ixgbe_setup_ixfi_x550em(struct ixgbe_hw *hw, ixgbe_link_speed *speed)
2940 struct ixgbe_mac_info *mac = &hw->mac;
2944 /* iXFI is only supported with X552 */
2945 if (mac->type != ixgbe_mac_X550EM_x)
2946 return IXGBE_ERR_LINK_SETUP;
2948 /* Disable AN and force speed to 10G Serial. */
2949 status = mac->ops.read_iosf_sb_reg(hw,
2950 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2951 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
2952 if (status != IXGBE_SUCCESS)
2955 reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
2956 reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
2958 /* Select forced link speed for internal PHY. */
2960 case IXGBE_LINK_SPEED_10GB_FULL:
2961 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G;
2963 case IXGBE_LINK_SPEED_1GB_FULL:
2964 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G;
2967 /* Other link speeds are not supported by internal KR PHY. */
2968 return IXGBE_ERR_LINK_SETUP;
2971 status = mac->ops.write_iosf_sb_reg(hw,
2972 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
2973 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
2974 if (status != IXGBE_SUCCESS)
2977 /* Additional configuration needed for x550em_x */
2978 if (hw->mac.type == ixgbe_mac_X550EM_x) {
2979 status = ixgbe_setup_ixfi_x550em_x(hw);
2980 if (status != IXGBE_SUCCESS)
2984 /* Toggle port SW reset by AN reset. */
2985 status = ixgbe_restart_an_internal_phy_x550em(hw);
2991 * ixgbe_ext_phy_t_x550em_get_link - Get ext phy link status
2992 * @hw: address of hardware structure
2993 * @link_up: address of boolean to indicate link status
2995 * Returns error code if unable to get link status.
2997 STATIC s32 ixgbe_ext_phy_t_x550em_get_link(struct ixgbe_hw *hw, bool *link_up)
3004 /* read this twice back to back to indicate current status */
3005 ret = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_STATUS,
3006 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3008 if (ret != IXGBE_SUCCESS)
3011 ret = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_STATUS,
3012 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3014 if (ret != IXGBE_SUCCESS)
3017 *link_up = !!(autoneg_status & IXGBE_MDIO_AUTO_NEG_LINK_STATUS);
3019 return IXGBE_SUCCESS;
3023 * ixgbe_setup_internal_phy_t_x550em - Configure KR PHY to X557 link
3024 * @hw: point to hardware structure
3026 * Configures the link between the integrated KR PHY and the external X557 PHY
3027 * The driver will call this function when it gets a link status change
3028 * interrupt from the X557 PHY. This function configures the link speed
3029 * between the PHYs to match the link speed of the BASE-T link.
3031 * A return of a non-zero value indicates an error, and the base driver should
3032 * not report link up.
3034 s32 ixgbe_setup_internal_phy_t_x550em(struct ixgbe_hw *hw)
3036 ixgbe_link_speed force_speed;
3041 if (hw->mac.ops.get_media_type(hw) != ixgbe_media_type_copper)
3042 return IXGBE_ERR_CONFIG;
3044 if (hw->mac.type == ixgbe_mac_X550EM_x &&
3045 !(hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE)) {
3046 /* If link is down, there is no setup necessary so return */
3047 status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3048 if (status != IXGBE_SUCCESS)
3052 return IXGBE_SUCCESS;
3054 status = hw->phy.ops.read_reg(hw,
3055 IXGBE_MDIO_AUTO_NEG_VENDOR_STAT,
3056 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3058 if (status != IXGBE_SUCCESS)
3061 /* If link is still down - no setup is required so return */
3062 status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3063 if (status != IXGBE_SUCCESS)
3066 return IXGBE_SUCCESS;
3068 /* clear everything but the speed and duplex bits */
3069 speed &= IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_MASK;
3072 case IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_FULL:
3073 force_speed = IXGBE_LINK_SPEED_10GB_FULL;
3075 case IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_FULL:
3076 force_speed = IXGBE_LINK_SPEED_1GB_FULL;
3079 /* Internal PHY does not support anything else */
3080 return IXGBE_ERR_INVALID_LINK_SETTINGS;
3083 return ixgbe_setup_ixfi_x550em(hw, &force_speed);
3085 speed = IXGBE_LINK_SPEED_10GB_FULL |
3086 IXGBE_LINK_SPEED_1GB_FULL;
3087 return ixgbe_setup_kr_speed_x550em(hw, speed);
3092 * ixgbe_setup_phy_loopback_x550em - Configure the KR PHY for loopback.
3093 * @hw: pointer to hardware structure
3095 * Configures the integrated KR PHY to use internal loopback mode.
3097 s32 ixgbe_setup_phy_loopback_x550em(struct ixgbe_hw *hw)
3102 /* Disable AN and force speed to 10G Serial. */
3103 status = hw->mac.ops.read_iosf_sb_reg(hw,
3104 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
3105 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
3106 if (status != IXGBE_SUCCESS)
3108 reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE;
3109 reg_val &= ~IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK;
3110 reg_val |= IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G;
3111 status = hw->mac.ops.write_iosf_sb_reg(hw,
3112 IXGBE_KRM_LINK_CTRL_1(hw->bus.lan_id),
3113 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
3114 if (status != IXGBE_SUCCESS)
3117 /* Set near-end loopback clocks. */
3118 status = hw->mac.ops.read_iosf_sb_reg(hw,
3119 IXGBE_KRM_PORT_CAR_GEN_CTRL(hw->bus.lan_id),
3120 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
3121 if (status != IXGBE_SUCCESS)
3123 reg_val |= IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_32B;
3124 reg_val |= IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_KRPCS;
3125 status = hw->mac.ops.write_iosf_sb_reg(hw,
3126 IXGBE_KRM_PORT_CAR_GEN_CTRL(hw->bus.lan_id),
3127 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
3128 if (status != IXGBE_SUCCESS)
3131 /* Set loopback enable. */
3132 status = hw->mac.ops.read_iosf_sb_reg(hw,
3133 IXGBE_KRM_PMD_DFX_BURNIN(hw->bus.lan_id),
3134 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
3135 if (status != IXGBE_SUCCESS)
3137 reg_val |= IXGBE_KRM_PMD_DFX_BURNIN_TX_RX_KR_LB_MASK;
3138 status = hw->mac.ops.write_iosf_sb_reg(hw,
3139 IXGBE_KRM_PMD_DFX_BURNIN(hw->bus.lan_id),
3140 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
3141 if (status != IXGBE_SUCCESS)
3144 /* Training bypass. */
3145 status = hw->mac.ops.read_iosf_sb_reg(hw,
3146 IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
3147 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
3148 if (status != IXGBE_SUCCESS)
3150 reg_val |= IXGBE_KRM_RX_TRN_LINKUP_CTRL_PROTOCOL_BYPASS;
3151 status = hw->mac.ops.write_iosf_sb_reg(hw,
3152 IXGBE_KRM_RX_TRN_LINKUP_CTRL(hw->bus.lan_id),
3153 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
3159 * ixgbe_read_ee_hostif_X550 - Read EEPROM word using a host interface command
3160 * assuming that the semaphore is already obtained.
3161 * @hw: pointer to hardware structure
3162 * @offset: offset of word in the EEPROM to read
3163 * @data: word read from the EEPROM
3165 * Reads a 16 bit word from the EEPROM using the hostif.
3167 s32 ixgbe_read_ee_hostif_X550(struct ixgbe_hw *hw, u16 offset, u16 *data)
3169 const u32 mask = IXGBE_GSSR_SW_MNG_SM | IXGBE_GSSR_EEP_SM;
3170 struct ixgbe_hic_read_shadow_ram buffer;
3173 DEBUGFUNC("ixgbe_read_ee_hostif_X550");
3174 buffer.hdr.req.cmd = FW_READ_SHADOW_RAM_CMD;
3175 buffer.hdr.req.buf_lenh = 0;
3176 buffer.hdr.req.buf_lenl = FW_READ_SHADOW_RAM_LEN;
3177 buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
3179 /* convert offset from words to bytes */
3180 buffer.address = IXGBE_CPU_TO_BE32(offset * 2);
3182 buffer.length = IXGBE_CPU_TO_BE16(sizeof(u16));
3184 status = hw->mac.ops.acquire_swfw_sync(hw, mask);
3188 status = ixgbe_hic_unlocked(hw, (u32 *)&buffer, sizeof(buffer),
3189 IXGBE_HI_COMMAND_TIMEOUT);
3191 *data = (u16)IXGBE_READ_REG_ARRAY(hw, IXGBE_FLEX_MNG,
3192 FW_NVM_DATA_OFFSET);
3195 hw->mac.ops.release_swfw_sync(hw, mask);
3200 * ixgbe_read_ee_hostif_buffer_X550- Read EEPROM word(s) using hostif
3201 * @hw: pointer to hardware structure
3202 * @offset: offset of word in the EEPROM to read
3203 * @words: number of words
3204 * @data: word(s) read from the EEPROM
3206 * Reads a 16 bit word(s) from the EEPROM using the hostif.
3208 s32 ixgbe_read_ee_hostif_buffer_X550(struct ixgbe_hw *hw,
3209 u16 offset, u16 words, u16 *data)
3211 const u32 mask = IXGBE_GSSR_SW_MNG_SM | IXGBE_GSSR_EEP_SM;
3212 struct ixgbe_hic_read_shadow_ram buffer;
3213 u32 current_word = 0;
3218 DEBUGFUNC("ixgbe_read_ee_hostif_buffer_X550");
3220 /* Take semaphore for the entire operation. */
3221 status = hw->mac.ops.acquire_swfw_sync(hw, mask);
3223 DEBUGOUT("EEPROM read buffer - semaphore failed\n");
3228 if (words > FW_MAX_READ_BUFFER_SIZE / 2)
3229 words_to_read = FW_MAX_READ_BUFFER_SIZE / 2;
3231 words_to_read = words;
3233 buffer.hdr.req.cmd = FW_READ_SHADOW_RAM_CMD;
3234 buffer.hdr.req.buf_lenh = 0;
3235 buffer.hdr.req.buf_lenl = FW_READ_SHADOW_RAM_LEN;
3236 buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
3238 /* convert offset from words to bytes */
3239 buffer.address = IXGBE_CPU_TO_BE32((offset + current_word) * 2);
3240 buffer.length = IXGBE_CPU_TO_BE16(words_to_read * 2);
3242 status = ixgbe_hic_unlocked(hw, (u32 *)&buffer, sizeof(buffer),
3243 IXGBE_HI_COMMAND_TIMEOUT);
3246 DEBUGOUT("Host interface command failed\n");
3250 for (i = 0; i < words_to_read; i++) {
3251 u32 reg = IXGBE_FLEX_MNG + (FW_NVM_DATA_OFFSET << 2) +
3253 u32 value = IXGBE_READ_REG(hw, reg);
3255 data[current_word] = (u16)(value & 0xffff);
3258 if (i < words_to_read) {
3260 data[current_word] = (u16)(value & 0xffff);
3264 words -= words_to_read;
3268 hw->mac.ops.release_swfw_sync(hw, mask);
3273 * ixgbe_write_ee_hostif_X550 - Write EEPROM word using hostif
3274 * @hw: pointer to hardware structure
3275 * @offset: offset of word in the EEPROM to write
3276 * @data: word write to the EEPROM
3278 * Write a 16 bit word to the EEPROM using the hostif.
3280 s32 ixgbe_write_ee_hostif_data_X550(struct ixgbe_hw *hw, u16 offset,
3284 struct ixgbe_hic_write_shadow_ram buffer;
3286 DEBUGFUNC("ixgbe_write_ee_hostif_data_X550");
3288 buffer.hdr.req.cmd = FW_WRITE_SHADOW_RAM_CMD;
3289 buffer.hdr.req.buf_lenh = 0;
3290 buffer.hdr.req.buf_lenl = FW_WRITE_SHADOW_RAM_LEN;
3291 buffer.hdr.req.checksum = FW_DEFAULT_CHECKSUM;
3294 buffer.length = IXGBE_CPU_TO_BE16(sizeof(u16));
3296 buffer.address = IXGBE_CPU_TO_BE32(offset * 2);
3298 status = ixgbe_host_interface_command(hw, (u32 *)&buffer,
3300 IXGBE_HI_COMMAND_TIMEOUT, false);
3306 * ixgbe_write_ee_hostif_X550 - Write EEPROM word using hostif
3307 * @hw: pointer to hardware structure
3308 * @offset: offset of word in the EEPROM to write
3309 * @data: word write to the EEPROM
3311 * Write a 16 bit word to the EEPROM using the hostif.
3313 s32 ixgbe_write_ee_hostif_X550(struct ixgbe_hw *hw, u16 offset,
3316 s32 status = IXGBE_SUCCESS;
3318 DEBUGFUNC("ixgbe_write_ee_hostif_X550");
3320 if (hw->mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_EEP_SM) ==
3322 status = ixgbe_write_ee_hostif_data_X550(hw, offset, data);
3323 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
3325 DEBUGOUT("write ee hostif failed to get semaphore");
3326 status = IXGBE_ERR_SWFW_SYNC;
3333 * ixgbe_write_ee_hostif_buffer_X550 - Write EEPROM word(s) using hostif
3334 * @hw: pointer to hardware structure
3335 * @offset: offset of word in the EEPROM to write
3336 * @words: number of words
3337 * @data: word(s) write to the EEPROM
3339 * Write a 16 bit word(s) to the EEPROM using the hostif.
3341 s32 ixgbe_write_ee_hostif_buffer_X550(struct ixgbe_hw *hw,
3342 u16 offset, u16 words, u16 *data)
3344 s32 status = IXGBE_SUCCESS;
3347 DEBUGFUNC("ixgbe_write_ee_hostif_buffer_X550");
3349 /* Take semaphore for the entire operation. */
3350 status = hw->mac.ops.acquire_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
3351 if (status != IXGBE_SUCCESS) {
3352 DEBUGOUT("EEPROM write buffer - semaphore failed\n");
3356 for (i = 0; i < words; i++) {
3357 status = ixgbe_write_ee_hostif_data_X550(hw, offset + i,
3360 if (status != IXGBE_SUCCESS) {
3361 DEBUGOUT("Eeprom buffered write failed\n");
3366 hw->mac.ops.release_swfw_sync(hw, IXGBE_GSSR_EEP_SM);
3373 * ixgbe_checksum_ptr_x550 - Checksum one pointer region
3374 * @hw: pointer to hardware structure
3375 * @ptr: pointer offset in eeprom
3376 * @size: size of section pointed by ptr, if 0 first word will be used as size
3377 * @csum: address of checksum to update
3379 * Returns error status for any failure
3381 STATIC s32 ixgbe_checksum_ptr_x550(struct ixgbe_hw *hw, u16 ptr,
3382 u16 size, u16 *csum, u16 *buffer,
3387 u16 length, bufsz, i, start;
3390 bufsz = sizeof(buf) / sizeof(buf[0]);
3392 /* Read a chunk at the pointer location */
3394 status = ixgbe_read_ee_hostif_buffer_X550(hw, ptr, bufsz, buf);
3396 DEBUGOUT("Failed to read EEPROM image\n");
3401 if (buffer_size < ptr)
3402 return IXGBE_ERR_PARAM;
3403 local_buffer = &buffer[ptr];
3411 length = local_buffer[0];
3413 /* Skip pointer section if length is invalid. */
3414 if (length == 0xFFFF || length == 0 ||
3415 (ptr + length) >= hw->eeprom.word_size)
3416 return IXGBE_SUCCESS;
3419 if (buffer && ((u32)start + (u32)length > buffer_size))
3420 return IXGBE_ERR_PARAM;
3422 for (i = start; length; i++, length--) {
3423 if (i == bufsz && !buffer) {
3429 /* Read a chunk at the pointer location */
3430 status = ixgbe_read_ee_hostif_buffer_X550(hw, ptr,
3433 DEBUGOUT("Failed to read EEPROM image\n");
3437 *csum += local_buffer[i];
3439 return IXGBE_SUCCESS;
3443 * ixgbe_calc_checksum_X550 - Calculates and returns the checksum
3444 * @hw: pointer to hardware structure
3445 * @buffer: pointer to buffer containing calculated checksum
3446 * @buffer_size: size of buffer
3448 * Returns a negative error code on error, or the 16-bit checksum
3450 s32 ixgbe_calc_checksum_X550(struct ixgbe_hw *hw, u16 *buffer, u32 buffer_size)
3452 u16 eeprom_ptrs[IXGBE_EEPROM_LAST_WORD + 1];
3456 u16 pointer, i, size;
3458 DEBUGFUNC("ixgbe_calc_eeprom_checksum_X550");
3460 hw->eeprom.ops.init_params(hw);
3463 /* Read pointer area */
3464 status = ixgbe_read_ee_hostif_buffer_X550(hw, 0,
3465 IXGBE_EEPROM_LAST_WORD + 1,
3468 DEBUGOUT("Failed to read EEPROM image\n");
3471 local_buffer = eeprom_ptrs;
3473 if (buffer_size < IXGBE_EEPROM_LAST_WORD)
3474 return IXGBE_ERR_PARAM;
3475 local_buffer = buffer;
3479 * For X550 hardware include 0x0-0x41 in the checksum, skip the
3480 * checksum word itself
3482 for (i = 0; i <= IXGBE_EEPROM_LAST_WORD; i++)
3483 if (i != IXGBE_EEPROM_CHECKSUM)
3484 checksum += local_buffer[i];
3487 * Include all data from pointers 0x3, 0x6-0xE. This excludes the
3488 * FW, PHY module, and PCIe Expansion/Option ROM pointers.
3490 for (i = IXGBE_PCIE_ANALOG_PTR_X550; i < IXGBE_FW_PTR; i++) {
3491 if (i == IXGBE_PHY_PTR || i == IXGBE_OPTION_ROM_PTR)
3494 pointer = local_buffer[i];
3496 /* Skip pointer section if the pointer is invalid. */
3497 if (pointer == 0xFFFF || pointer == 0 ||
3498 pointer >= hw->eeprom.word_size)
3502 case IXGBE_PCIE_GENERAL_PTR:
3503 size = IXGBE_IXGBE_PCIE_GENERAL_SIZE;
3505 case IXGBE_PCIE_CONFIG0_PTR:
3506 case IXGBE_PCIE_CONFIG1_PTR:
3507 size = IXGBE_PCIE_CONFIG_SIZE;
3514 status = ixgbe_checksum_ptr_x550(hw, pointer, size, &checksum,
3515 buffer, buffer_size);
3520 checksum = (u16)IXGBE_EEPROM_SUM - checksum;
3522 return (s32)checksum;
3526 * ixgbe_calc_eeprom_checksum_X550 - Calculates and returns the checksum
3527 * @hw: pointer to hardware structure
3529 * Returns a negative error code on error, or the 16-bit checksum
3531 s32 ixgbe_calc_eeprom_checksum_X550(struct ixgbe_hw *hw)
3533 return ixgbe_calc_checksum_X550(hw, NULL, 0);
3537 * ixgbe_validate_eeprom_checksum_X550 - Validate EEPROM checksum
3538 * @hw: pointer to hardware structure
3539 * @checksum_val: calculated checksum
3541 * Performs checksum calculation and validates the EEPROM checksum. If the
3542 * caller does not need checksum_val, the value can be NULL.
3544 s32 ixgbe_validate_eeprom_checksum_X550(struct ixgbe_hw *hw, u16 *checksum_val)
3548 u16 read_checksum = 0;
3550 DEBUGFUNC("ixgbe_validate_eeprom_checksum_X550");
3552 /* Read the first word from the EEPROM. If this times out or fails, do
3553 * not continue or we could be in for a very long wait while every
3556 status = hw->eeprom.ops.read(hw, 0, &checksum);
3558 DEBUGOUT("EEPROM read failed\n");
3562 status = hw->eeprom.ops.calc_checksum(hw);
3566 checksum = (u16)(status & 0xffff);
3568 status = ixgbe_read_ee_hostif_X550(hw, IXGBE_EEPROM_CHECKSUM,
3573 /* Verify read checksum from EEPROM is the same as
3574 * calculated checksum
3576 if (read_checksum != checksum) {
3577 status = IXGBE_ERR_EEPROM_CHECKSUM;
3578 ERROR_REPORT1(IXGBE_ERROR_INVALID_STATE,
3579 "Invalid EEPROM checksum");
3582 /* If the user cares, return the calculated checksum */
3584 *checksum_val = checksum;
3590 * ixgbe_update_eeprom_checksum_X550 - Updates the EEPROM checksum and flash
3591 * @hw: pointer to hardware structure
3593 * After writing EEPROM to shadow RAM using EEWR register, software calculates
3594 * checksum and updates the EEPROM and instructs the hardware to update
3597 s32 ixgbe_update_eeprom_checksum_X550(struct ixgbe_hw *hw)
3602 DEBUGFUNC("ixgbe_update_eeprom_checksum_X550");
3604 /* Read the first word from the EEPROM. If this times out or fails, do
3605 * not continue or we could be in for a very long wait while every
3608 status = ixgbe_read_ee_hostif_X550(hw, 0, &checksum);
3610 DEBUGOUT("EEPROM read failed\n");
3614 status = ixgbe_calc_eeprom_checksum_X550(hw);
3618 checksum = (u16)(status & 0xffff);
3620 status = ixgbe_write_ee_hostif_X550(hw, IXGBE_EEPROM_CHECKSUM,
3625 status = ixgbe_update_flash_X550(hw);
3631 * ixgbe_update_flash_X550 - Instruct HW to copy EEPROM to Flash device
3632 * @hw: pointer to hardware structure
3634 * Issue a shadow RAM dump to FW to copy EEPROM from shadow RAM to the flash.
3636 s32 ixgbe_update_flash_X550(struct ixgbe_hw *hw)
3638 s32 status = IXGBE_SUCCESS;
3639 union ixgbe_hic_hdr2 buffer;
3641 DEBUGFUNC("ixgbe_update_flash_X550");
3643 buffer.req.cmd = FW_SHADOW_RAM_DUMP_CMD;
3644 buffer.req.buf_lenh = 0;
3645 buffer.req.buf_lenl = FW_SHADOW_RAM_DUMP_LEN;
3646 buffer.req.checksum = FW_DEFAULT_CHECKSUM;
3648 status = ixgbe_host_interface_command(hw, (u32 *)&buffer,
3650 IXGBE_HI_COMMAND_TIMEOUT, false);
3656 * ixgbe_get_supported_physical_layer_X550em - Returns physical layer type
3657 * @hw: pointer to hardware structure
3659 * Determines physical layer capabilities of the current configuration.
3661 u32 ixgbe_get_supported_physical_layer_X550em(struct ixgbe_hw *hw)
3663 u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
3664 u16 ext_ability = 0;
3666 DEBUGFUNC("ixgbe_get_supported_physical_layer_X550em");
3668 hw->phy.ops.identify(hw);
3670 switch (hw->phy.type) {
3671 case ixgbe_phy_x550em_kr:
3672 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KR |
3673 IXGBE_PHYSICAL_LAYER_1000BASE_KX;
3675 case ixgbe_phy_x550em_kx4:
3676 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4 |
3677 IXGBE_PHYSICAL_LAYER_1000BASE_KX;
3679 case ixgbe_phy_x550em_ext_t:
3680 hw->phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
3681 IXGBE_MDIO_PMA_PMD_DEV_TYPE,
3683 if (ext_ability & IXGBE_MDIO_PHY_10GBASET_ABILITY)
3684 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
3685 if (ext_ability & IXGBE_MDIO_PHY_1000BASET_ABILITY)
3686 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
3689 if (hw->phy.speeds_supported & IXGBE_LINK_SPEED_1GB_FULL)
3690 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
3691 if (hw->phy.speeds_supported & IXGBE_LINK_SPEED_100_FULL)
3692 physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
3693 if (hw->phy.speeds_supported & IXGBE_LINK_SPEED_10_FULL)
3694 physical_layer |= IXGBE_PHYSICAL_LAYER_10BASE_T;
3700 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber)
3701 physical_layer = ixgbe_get_supported_phy_sfp_layer_generic(hw);
3703 return physical_layer;
3707 * ixgbe_get_bus_info_x550em - Set PCI bus info
3708 * @hw: pointer to hardware structure
3710 * Sets bus link width and speed to unknown because X550em is
3713 s32 ixgbe_get_bus_info_X550em(struct ixgbe_hw *hw)
3716 DEBUGFUNC("ixgbe_get_bus_info_x550em");
3718 hw->bus.width = ixgbe_bus_width_unknown;
3719 hw->bus.speed = ixgbe_bus_speed_unknown;
3721 hw->mac.ops.set_lan_id(hw);
3723 return IXGBE_SUCCESS;
3727 * ixgbe_disable_rx_x550 - Disable RX unit
3729 * Enables the Rx DMA unit for x550
3731 void ixgbe_disable_rx_x550(struct ixgbe_hw *hw)
3733 u32 rxctrl, pfdtxgswc;
3735 struct ixgbe_hic_disable_rxen fw_cmd;
3737 DEBUGFUNC("ixgbe_enable_rx_dma_x550");
3739 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3740 if (rxctrl & IXGBE_RXCTRL_RXEN) {
3741 pfdtxgswc = IXGBE_READ_REG(hw, IXGBE_PFDTXGSWC);
3742 if (pfdtxgswc & IXGBE_PFDTXGSWC_VT_LBEN) {
3743 pfdtxgswc &= ~IXGBE_PFDTXGSWC_VT_LBEN;
3744 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, pfdtxgswc);
3745 hw->mac.set_lben = true;
3747 hw->mac.set_lben = false;
3750 fw_cmd.hdr.cmd = FW_DISABLE_RXEN_CMD;
3751 fw_cmd.hdr.buf_len = FW_DISABLE_RXEN_LEN;
3752 fw_cmd.hdr.checksum = FW_DEFAULT_CHECKSUM;
3753 fw_cmd.port_number = (u8)hw->bus.lan_id;
3755 status = ixgbe_host_interface_command(hw, (u32 *)&fw_cmd,
3756 sizeof(struct ixgbe_hic_disable_rxen),
3757 IXGBE_HI_COMMAND_TIMEOUT, true);
3759 /* If we fail - disable RX using register write */
3761 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3762 if (rxctrl & IXGBE_RXCTRL_RXEN) {
3763 rxctrl &= ~IXGBE_RXCTRL_RXEN;
3764 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
3771 * ixgbe_enter_lplu_x550em - Transition to low power states
3772 * @hw: pointer to hardware structure
3774 * Configures Low Power Link Up on transition to low power states
3775 * (from D0 to non-D0). Link is required to enter LPLU so avoid resetting the
3776 * X557 PHY immediately prior to entering LPLU.
3778 s32 ixgbe_enter_lplu_t_x550em(struct ixgbe_hw *hw)
3780 u16 an_10g_cntl_reg, autoneg_reg, speed;
3782 ixgbe_link_speed lcd_speed;
3786 /* SW LPLU not required on later HW revisions. */
3787 if ((hw->mac.type == ixgbe_mac_X550EM_x) &&
3788 (IXGBE_FUSES0_REV_MASK &
3789 IXGBE_READ_REG(hw, IXGBE_FUSES0_GROUP(0))))
3790 return IXGBE_SUCCESS;
3792 /* If blocked by MNG FW, then don't restart AN */
3793 if (ixgbe_check_reset_blocked(hw))
3794 return IXGBE_SUCCESS;
3796 status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3797 if (status != IXGBE_SUCCESS)
3800 status = ixgbe_read_eeprom(hw, NVM_INIT_CTRL_3, &hw->eeprom.ctrl_word_3);
3802 if (status != IXGBE_SUCCESS)
3805 /* If link is down, LPLU disabled in NVM, WoL disabled, or manageability
3806 * disabled, then force link down by entering low power mode.
3808 if (!link_up || !(hw->eeprom.ctrl_word_3 & NVM_INIT_CTRL_3_LPLU) ||
3809 !(hw->wol_enabled || ixgbe_mng_present(hw)))
3810 return ixgbe_set_copper_phy_power(hw, FALSE);
3813 status = ixgbe_get_lcd_t_x550em(hw, &lcd_speed);
3815 if (status != IXGBE_SUCCESS)
3818 /* If no valid LCD link speed, then force link down and exit. */
3819 if (lcd_speed == IXGBE_LINK_SPEED_UNKNOWN)
3820 return ixgbe_set_copper_phy_power(hw, FALSE);
3822 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_STAT,
3823 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3826 if (status != IXGBE_SUCCESS)
3829 /* If no link now, speed is invalid so take link down */
3830 status = ixgbe_ext_phy_t_x550em_get_link(hw, &link_up);
3831 if (status != IXGBE_SUCCESS)
3832 return ixgbe_set_copper_phy_power(hw, false);
3834 /* clear everything but the speed bits */
3835 speed &= IXGBE_MDIO_AUTO_NEG_VEN_STAT_SPEED_MASK;
3837 /* If current speed is already LCD, then exit. */
3838 if (((speed == IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB) &&
3839 (lcd_speed == IXGBE_LINK_SPEED_1GB_FULL)) ||
3840 ((speed == IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB) &&
3841 (lcd_speed == IXGBE_LINK_SPEED_10GB_FULL)))
3844 /* Clear AN completed indication */
3845 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM,
3846 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3849 if (status != IXGBE_SUCCESS)
3852 status = hw->phy.ops.read_reg(hw, IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG,
3853 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3856 if (status != IXGBE_SUCCESS)
3859 status = hw->phy.ops.read_reg(hw,
3860 IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG,
3861 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3864 if (status != IXGBE_SUCCESS)
3867 save_autoneg = hw->phy.autoneg_advertised;
3869 /* Setup link at least common link speed */
3870 status = hw->mac.ops.setup_link(hw, lcd_speed, false);
3872 /* restore autoneg from before setting lplu speed */
3873 hw->phy.autoneg_advertised = save_autoneg;
3879 * ixgbe_get_lcd_x550em - Determine lowest common denominator
3880 * @hw: pointer to hardware structure
3881 * @lcd_speed: pointer to lowest common link speed
3883 * Determine lowest common link speed with link partner.
3885 s32 ixgbe_get_lcd_t_x550em(struct ixgbe_hw *hw, ixgbe_link_speed *lcd_speed)
3889 u16 word = hw->eeprom.ctrl_word_3;
3891 *lcd_speed = IXGBE_LINK_SPEED_UNKNOWN;
3893 status = hw->phy.ops.read_reg(hw, IXGBE_AUTO_NEG_LP_STATUS,
3894 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
3897 if (status != IXGBE_SUCCESS)
3900 /* If link partner advertised 1G, return 1G */
3901 if (an_lp_status & IXGBE_AUTO_NEG_LP_1000BASE_CAP) {
3902 *lcd_speed = IXGBE_LINK_SPEED_1GB_FULL;
3906 /* If 10G disabled for LPLU via NVM D10GMP, then return no valid LCD */
3907 if ((hw->bus.lan_id && (word & NVM_INIT_CTRL_3_D10GMP_PORT1)) ||
3908 (word & NVM_INIT_CTRL_3_D10GMP_PORT0))
3911 /* Link partner not capable of lower speeds, return 10G */
3912 *lcd_speed = IXGBE_LINK_SPEED_10GB_FULL;
3917 * ixgbe_setup_fc_X550em - Set up flow control
3918 * @hw: pointer to hardware structure
3920 * Called at init time to set up flow control.
3922 s32 ixgbe_setup_fc_X550em(struct ixgbe_hw *hw)
3924 s32 ret_val = IXGBE_SUCCESS;
3925 u32 pause, asm_dir, reg_val;
3927 DEBUGFUNC("ixgbe_setup_fc_X550em");
3929 /* Validate the requested mode */
3930 if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
3931 ERROR_REPORT1(IXGBE_ERROR_UNSUPPORTED,
3932 "ixgbe_fc_rx_pause not valid in strict IEEE mode\n");
3933 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
3937 /* 10gig parts do not have a word in the EEPROM to determine the
3938 * default flow control setting, so we explicitly set it to full.
3940 if (hw->fc.requested_mode == ixgbe_fc_default)
3941 hw->fc.requested_mode = ixgbe_fc_full;
3943 /* Determine PAUSE and ASM_DIR bits. */
3944 switch (hw->fc.requested_mode) {
3949 case ixgbe_fc_tx_pause:
3953 case ixgbe_fc_rx_pause:
3954 /* Rx Flow control is enabled and Tx Flow control is
3955 * disabled by software override. Since there really
3956 * isn't a way to advertise that we are capable of RX
3957 * Pause ONLY, we will advertise that we support both
3958 * symmetric and asymmetric Rx PAUSE, as such we fall
3959 * through to the fc_full statement. Later, we will
3960 * disable the adapter's ability to send PAUSE frames.
3967 ERROR_REPORT1(IXGBE_ERROR_ARGUMENT,
3968 "Flow control param set incorrectly\n");
3969 ret_val = IXGBE_ERR_CONFIG;
3973 switch (hw->device_id) {
3974 case IXGBE_DEV_ID_X550EM_X_KR:
3975 case IXGBE_DEV_ID_X550EM_A_KR:
3976 case IXGBE_DEV_ID_X550EM_A_KR_L:
3977 ret_val = hw->mac.ops.read_iosf_sb_reg(hw,
3978 IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
3979 IXGBE_SB_IOSF_TARGET_KR_PHY, ®_val);
3980 if (ret_val != IXGBE_SUCCESS)
3982 reg_val &= ~(IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
3983 IXGBE_KRM_AN_CNTL_1_ASM_PAUSE);
3985 reg_val |= IXGBE_KRM_AN_CNTL_1_SYM_PAUSE;
3987 reg_val |= IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
3988 ret_val = hw->mac.ops.write_iosf_sb_reg(hw,
3989 IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
3990 IXGBE_SB_IOSF_TARGET_KR_PHY, reg_val);
3992 /* This device does not fully support AN. */
3993 hw->fc.disable_fc_autoneg = true;
4004 * ixgbe_fc_autoneg_backplane_x550em_a - Enable flow control IEEE clause 37
4005 * @hw: pointer to hardware structure
4007 * Enable flow control according to IEEE clause 37.
4009 void ixgbe_fc_autoneg_backplane_x550em_a(struct ixgbe_hw *hw)
4011 u32 link_s1, lp_an_page_low, an_cntl_1;
4012 s32 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
4013 ixgbe_link_speed speed;
4016 /* AN should have completed when the cable was plugged in.
4017 * Look for reasons to bail out. Bail out if:
4018 * - FC autoneg is disabled, or if
4021 if (hw->fc.disable_fc_autoneg) {
4022 ERROR_REPORT1(IXGBE_ERROR_UNSUPPORTED,
4023 "Flow control autoneg is disabled");
4027 hw->mac.ops.check_link(hw, &speed, &link_up, false);
4029 ERROR_REPORT1(IXGBE_ERROR_SOFTWARE, "The link is down");
4033 /* Check at auto-negotiation has completed */
4034 status = hw->mac.ops.read_iosf_sb_reg(hw,
4035 IXGBE_KRM_LINK_S1(hw->bus.lan_id),
4036 IXGBE_SB_IOSF_TARGET_KR_PHY, &link_s1);
4038 if (status != IXGBE_SUCCESS ||
4039 (link_s1 & IXGBE_KRM_LINK_S1_MAC_AN_COMPLETE) == 0) {
4040 DEBUGOUT("Auto-Negotiation did not complete\n");
4041 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
4045 /* Read the 10g AN autoc and LP ability registers and resolve
4046 * local flow control settings accordingly
4048 status = hw->mac.ops.read_iosf_sb_reg(hw,
4049 IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
4050 IXGBE_SB_IOSF_TARGET_KR_PHY, &an_cntl_1);
4052 if (status != IXGBE_SUCCESS) {
4053 DEBUGOUT("Auto-Negotiation did not complete\n");
4057 status = hw->mac.ops.read_iosf_sb_reg(hw,
4058 IXGBE_KRM_LP_BASE_PAGE_HIGH(hw->bus.lan_id),
4059 IXGBE_SB_IOSF_TARGET_KR_PHY, &lp_an_page_low);
4061 if (status != IXGBE_SUCCESS) {
4062 DEBUGOUT("Auto-Negotiation did not complete\n");
4066 status = ixgbe_negotiate_fc(hw, an_cntl_1, lp_an_page_low,
4067 IXGBE_KRM_AN_CNTL_1_SYM_PAUSE,
4068 IXGBE_KRM_AN_CNTL_1_ASM_PAUSE,
4069 IXGBE_KRM_LP_BASE_PAGE_HIGH_SYM_PAUSE,
4070 IXGBE_KRM_LP_BASE_PAGE_HIGH_ASM_PAUSE);
4073 if (status == IXGBE_SUCCESS) {
4074 hw->fc.fc_was_autonegged = true;
4076 hw->fc.fc_was_autonegged = false;
4077 hw->fc.current_mode = hw->fc.requested_mode;
4082 * ixgbe_fc_autoneg_fiber_x550em_a - passthrough FC settings
4083 * @hw: pointer to hardware structure
4086 void ixgbe_fc_autoneg_fiber_x550em_a(struct ixgbe_hw *hw)
4088 hw->fc.fc_was_autonegged = false;
4089 hw->fc.current_mode = hw->fc.requested_mode;
4093 * ixgbe_fc_autoneg_sgmii_x550em_a - Enable flow control IEEE clause 37
4094 * @hw: pointer to hardware structure
4096 * Enable flow control according to IEEE clause 37.
4098 void ixgbe_fc_autoneg_sgmii_x550em_a(struct ixgbe_hw *hw)
4100 s32 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
4101 u32 info[FW_PHY_ACT_DATA_COUNT] = { 0 };
4102 ixgbe_link_speed speed;
4105 /* AN should have completed when the cable was plugged in.
4106 * Look for reasons to bail out. Bail out if:
4107 * - FC autoneg is disabled, or if
4110 if (hw->fc.disable_fc_autoneg) {
4111 ERROR_REPORT1(IXGBE_ERROR_UNSUPPORTED,
4112 "Flow control autoneg is disabled");
4116 hw->mac.ops.check_link(hw, &speed, &link_up, false);
4118 ERROR_REPORT1(IXGBE_ERROR_SOFTWARE, "The link is down");
4122 /* Check if auto-negotiation has completed */
4123 status = ixgbe_fw_phy_activity(hw, FW_PHY_ACT_GET_LINK_INFO, &info);
4124 if (status != IXGBE_SUCCESS ||
4125 !(info[0] & FW_PHY_ACT_GET_LINK_INFO_AN_COMPLETE)) {
4126 DEBUGOUT("Auto-Negotiation did not complete\n");
4127 status = IXGBE_ERR_FC_NOT_NEGOTIATED;
4131 /* Negotiate the flow control */
4132 status = ixgbe_negotiate_fc(hw, info[0], info[0],
4133 FW_PHY_ACT_GET_LINK_INFO_FC_RX,
4134 FW_PHY_ACT_GET_LINK_INFO_FC_TX,
4135 FW_PHY_ACT_GET_LINK_INFO_LP_FC_RX,
4136 FW_PHY_ACT_GET_LINK_INFO_LP_FC_TX);
4139 if (status == IXGBE_SUCCESS) {
4140 hw->fc.fc_was_autonegged = true;
4142 hw->fc.fc_was_autonegged = false;
4143 hw->fc.current_mode = hw->fc.requested_mode;
4148 * ixgbe_setup_fc_backplane_x550em_a - Set up flow control
4149 * @hw: pointer to hardware structure
4151 * Called at init time to set up flow control.
4153 s32 ixgbe_setup_fc_backplane_x550em_a(struct ixgbe_hw *hw)
4155 s32 status = IXGBE_SUCCESS;
4158 DEBUGFUNC("ixgbe_setup_fc_backplane_x550em_a");
4160 /* Validate the requested mode */
4161 if (hw->fc.strict_ieee && hw->fc.requested_mode == ixgbe_fc_rx_pause) {
4162 ERROR_REPORT1(IXGBE_ERROR_UNSUPPORTED,
4163 "ixgbe_fc_rx_pause not valid in strict IEEE mode\n");
4164 return IXGBE_ERR_INVALID_LINK_SETTINGS;
4167 if (hw->fc.requested_mode == ixgbe_fc_default)
4168 hw->fc.requested_mode = ixgbe_fc_full;
4170 /* Set up the 1G and 10G flow control advertisement registers so the
4171 * HW will be able to do FC autoneg once the cable is plugged in. If
4172 * we link at 10G, the 1G advertisement is harmless and vice versa.
4174 status = hw->mac.ops.read_iosf_sb_reg(hw,
4175 IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
4176 IXGBE_SB_IOSF_TARGET_KR_PHY, &an_cntl);
4178 if (status != IXGBE_SUCCESS) {
4179 DEBUGOUT("Auto-Negotiation did not complete\n");
4183 /* The possible values of fc.requested_mode are:
4184 * 0: Flow control is completely disabled
4185 * 1: Rx flow control is enabled (we can receive pause frames,
4186 * but not send pause frames).
4187 * 2: Tx flow control is enabled (we can send pause frames but
4188 * we do not support receiving pause frames).
4189 * 3: Both Rx and Tx flow control (symmetric) are enabled.
4192 switch (hw->fc.requested_mode) {
4194 /* Flow control completely disabled by software override. */
4195 an_cntl &= ~(IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
4196 IXGBE_KRM_AN_CNTL_1_ASM_PAUSE);
4198 case ixgbe_fc_tx_pause:
4199 /* Tx Flow control is enabled, and Rx Flow control is
4200 * disabled by software override.
4202 an_cntl |= IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
4203 an_cntl &= ~IXGBE_KRM_AN_CNTL_1_SYM_PAUSE;
4205 case ixgbe_fc_rx_pause:
4206 /* Rx Flow control is enabled and Tx Flow control is
4207 * disabled by software override. Since there really
4208 * isn't a way to advertise that we are capable of RX
4209 * Pause ONLY, we will advertise that we support both
4210 * symmetric and asymmetric Rx PAUSE, as such we fall
4211 * through to the fc_full statement. Later, we will
4212 * disable the adapter's ability to send PAUSE frames.
4215 /* Flow control (both Rx and Tx) is enabled by SW override. */
4216 an_cntl |= IXGBE_KRM_AN_CNTL_1_SYM_PAUSE |
4217 IXGBE_KRM_AN_CNTL_1_ASM_PAUSE;
4220 ERROR_REPORT1(IXGBE_ERROR_ARGUMENT,
4221 "Flow control param set incorrectly\n");
4222 return IXGBE_ERR_CONFIG;
4225 status = hw->mac.ops.write_iosf_sb_reg(hw,
4226 IXGBE_KRM_AN_CNTL_1(hw->bus.lan_id),
4227 IXGBE_SB_IOSF_TARGET_KR_PHY, an_cntl);
4229 /* Restart auto-negotiation. */
4230 status = ixgbe_restart_an_internal_phy_x550em(hw);
4236 * ixgbe_set_mux - Set mux for port 1 access with CS4227
4237 * @hw: pointer to hardware structure
4238 * @state: set mux if 1, clear if 0
4240 STATIC void ixgbe_set_mux(struct ixgbe_hw *hw, u8 state)
4244 if (!hw->bus.lan_id)
4246 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
4248 esdp |= IXGBE_ESDP_SDP1;
4250 esdp &= ~IXGBE_ESDP_SDP1;
4251 IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp);
4252 IXGBE_WRITE_FLUSH(hw);
4256 * ixgbe_acquire_swfw_sync_X550em - Acquire SWFW semaphore
4257 * @hw: pointer to hardware structure
4258 * @mask: Mask to specify which semaphore to acquire
4260 * Acquires the SWFW semaphore and sets the I2C MUX
4262 s32 ixgbe_acquire_swfw_sync_X550em(struct ixgbe_hw *hw, u32 mask)
4266 DEBUGFUNC("ixgbe_acquire_swfw_sync_X550em");
4268 status = ixgbe_acquire_swfw_sync_X540(hw, mask);
4272 if (mask & IXGBE_GSSR_I2C_MASK)
4273 ixgbe_set_mux(hw, 1);
4275 return IXGBE_SUCCESS;
4279 * ixgbe_release_swfw_sync_X550em - Release SWFW semaphore
4280 * @hw: pointer to hardware structure
4281 * @mask: Mask to specify which semaphore to release
4283 * Releases the SWFW semaphore and sets the I2C MUX
4285 void ixgbe_release_swfw_sync_X550em(struct ixgbe_hw *hw, u32 mask)
4287 DEBUGFUNC("ixgbe_release_swfw_sync_X550em");
4289 if (mask & IXGBE_GSSR_I2C_MASK)
4290 ixgbe_set_mux(hw, 0);
4292 ixgbe_release_swfw_sync_X540(hw, mask);
4296 * ixgbe_acquire_swfw_sync_X550a - Acquire SWFW semaphore
4297 * @hw: pointer to hardware structure
4298 * @mask: Mask to specify which semaphore to acquire
4300 * Acquires the SWFW semaphore and get the shared phy token as needed
4302 STATIC s32 ixgbe_acquire_swfw_sync_X550a(struct ixgbe_hw *hw, u32 mask)
4304 u32 hmask = mask & ~IXGBE_GSSR_TOKEN_SM;
4305 int retries = FW_PHY_TOKEN_RETRIES;
4306 s32 status = IXGBE_SUCCESS;
4308 DEBUGFUNC("ixgbe_acquire_swfw_sync_X550a");
4311 status = IXGBE_SUCCESS;
4313 status = ixgbe_acquire_swfw_sync_X540(hw, hmask);
4316 if (!(mask & IXGBE_GSSR_TOKEN_SM))
4317 return IXGBE_SUCCESS;
4319 status = ixgbe_get_phy_token(hw);
4320 if (status == IXGBE_SUCCESS)
4321 return IXGBE_SUCCESS;
4324 ixgbe_release_swfw_sync_X540(hw, hmask);
4325 if (status != IXGBE_ERR_TOKEN_RETRY)
4333 * ixgbe_release_swfw_sync_X550a - Release SWFW semaphore
4334 * @hw: pointer to hardware structure
4335 * @mask: Mask to specify which semaphore to release
4337 * Releases the SWFW semaphore and puts the shared phy token as needed
4339 STATIC void ixgbe_release_swfw_sync_X550a(struct ixgbe_hw *hw, u32 mask)
4341 u32 hmask = mask & ~IXGBE_GSSR_TOKEN_SM;
4343 DEBUGFUNC("ixgbe_release_swfw_sync_X550a");
4345 if (mask & IXGBE_GSSR_TOKEN_SM)
4346 ixgbe_put_phy_token(hw);
4349 ixgbe_release_swfw_sync_X540(hw, hmask);
4353 * ixgbe_read_phy_reg_x550a - Reads specified PHY register
4354 * @hw: pointer to hardware structure
4355 * @reg_addr: 32 bit address of PHY register to read
4356 * @phy_data: Pointer to read data from PHY register
4358 * Reads a value from a specified PHY register using the SWFW lock and PHY
4359 * Token. The PHY Token is needed since the MDIO is shared between to MAC
4362 s32 ixgbe_read_phy_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
4363 u32 device_type, u16 *phy_data)
4366 u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
4368 DEBUGFUNC("ixgbe_read_phy_reg_x550a");
4370 if (hw->mac.ops.acquire_swfw_sync(hw, mask))
4371 return IXGBE_ERR_SWFW_SYNC;
4373 status = hw->phy.ops.read_reg_mdi(hw, reg_addr, device_type, phy_data);
4375 hw->mac.ops.release_swfw_sync(hw, mask);
4381 * ixgbe_write_phy_reg_x550a - Writes specified PHY register
4382 * @hw: pointer to hardware structure
4383 * @reg_addr: 32 bit PHY register to write
4384 * @device_type: 5 bit device type
4385 * @phy_data: Data to write to the PHY register
4387 * Writes a value to specified PHY register using the SWFW lock and PHY Token.
4388 * The PHY Token is needed since the MDIO is shared between to MAC instances.
4390 s32 ixgbe_write_phy_reg_x550a(struct ixgbe_hw *hw, u32 reg_addr,
4391 u32 device_type, u16 phy_data)
4394 u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
4396 DEBUGFUNC("ixgbe_write_phy_reg_x550a");
4398 if (hw->mac.ops.acquire_swfw_sync(hw, mask) == IXGBE_SUCCESS) {
4399 status = hw->phy.ops.write_reg_mdi(hw, reg_addr, device_type,
4401 hw->mac.ops.release_swfw_sync(hw, mask);
4403 status = IXGBE_ERR_SWFW_SYNC;
4410 * ixgbe_handle_lasi_ext_t_x550em - Handle external Base T PHY interrupt
4411 * @hw: pointer to hardware structure
4413 * Handle external Base T PHY interrupt. If high temperature
4414 * failure alarm then return error, else if link status change
4415 * then setup internal/external PHY link
4417 * Return IXGBE_ERR_OVERTEMP if interrupt is high temperature
4418 * failure alarm, else return PHY access status.
4420 s32 ixgbe_handle_lasi_ext_t_x550em(struct ixgbe_hw *hw)
4425 status = ixgbe_get_lasi_ext_t_x550em(hw, &lsc);
4427 if (status != IXGBE_SUCCESS)
4431 return ixgbe_setup_internal_phy(hw);
4433 return IXGBE_SUCCESS;
4437 * ixgbe_setup_mac_link_t_X550em - Sets the auto advertised link speed
4438 * @hw: pointer to hardware structure
4439 * @speed: new link speed
4440 * @autoneg_wait_to_complete: true when waiting for completion is needed
4442 * Setup internal/external PHY link speed based on link speed, then set
4443 * external PHY auto advertised link speed.
4445 * Returns error status for any failure
4447 s32 ixgbe_setup_mac_link_t_X550em(struct ixgbe_hw *hw,
4448 ixgbe_link_speed speed,
4449 bool autoneg_wait_to_complete)
4452 ixgbe_link_speed force_speed;
4454 DEBUGFUNC("ixgbe_setup_mac_link_t_X550em");
4456 /* Setup internal/external PHY link speed to iXFI (10G), unless
4457 * only 1G is auto advertised then setup KX link.
4459 if (speed & IXGBE_LINK_SPEED_10GB_FULL)
4460 force_speed = IXGBE_LINK_SPEED_10GB_FULL;
4462 force_speed = IXGBE_LINK_SPEED_1GB_FULL;
4464 /* If X552 and internal link mode is XFI, then setup XFI internal link.
4466 if (hw->mac.type == ixgbe_mac_X550EM_x &&
4467 !(hw->phy.nw_mng_if_sel & IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE)) {
4468 status = ixgbe_setup_ixfi_x550em(hw, &force_speed);
4470 if (status != IXGBE_SUCCESS)
4474 return hw->phy.ops.setup_link_speed(hw, speed, autoneg_wait_to_complete);
4478 * ixgbe_check_link_t_X550em - Determine link and speed status
4479 * @hw: pointer to hardware structure
4480 * @speed: pointer to link speed
4481 * @link_up: true when link is up
4482 * @link_up_wait_to_complete: bool used to wait for link up or not
4484 * Check that both the MAC and X557 external PHY have link.
4486 s32 ixgbe_check_link_t_X550em(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
4487 bool *link_up, bool link_up_wait_to_complete)
4490 u16 i, autoneg_status = 0;
4492 if (hw->mac.ops.get_media_type(hw) != ixgbe_media_type_copper)
4493 return IXGBE_ERR_CONFIG;
4495 status = ixgbe_check_mac_link_generic(hw, speed, link_up,
4496 link_up_wait_to_complete);
4498 /* If check link fails or MAC link is not up, then return */
4499 if (status != IXGBE_SUCCESS || !(*link_up))
4502 /* MAC link is up, so check external PHY link.
4503 * X557 PHY. Link status is latching low, and can only be used to detect
4504 * link drop, and not the current status of the link without performing
4505 * back-to-back reads.
4507 for (i = 0; i < 2; i++) {
4508 status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_STATUS,
4509 IXGBE_MDIO_AUTO_NEG_DEV_TYPE,
4512 if (status != IXGBE_SUCCESS)
4516 /* If external PHY link is not up, then indicate link not up */
4517 if (!(autoneg_status & IXGBE_MDIO_AUTO_NEG_LINK_STATUS))
4520 return IXGBE_SUCCESS;
4524 * ixgbe_reset_phy_t_X550em - Performs X557 PHY reset and enables LASI
4525 * @hw: pointer to hardware structure
4527 s32 ixgbe_reset_phy_t_X550em(struct ixgbe_hw *hw)
4531 status = ixgbe_reset_phy_generic(hw);
4533 if (status != IXGBE_SUCCESS)
4536 /* Configure Link Status Alarm and Temperature Threshold interrupts */
4537 return ixgbe_enable_lasi_ext_t_x550em(hw);
4541 * ixgbe_led_on_t_X550em - Turns on the software controllable LEDs.
4542 * @hw: pointer to hardware structure
4543 * @led_idx: led number to turn on
4545 s32 ixgbe_led_on_t_X550em(struct ixgbe_hw *hw, u32 led_idx)
4549 DEBUGFUNC("ixgbe_led_on_t_X550em");
4551 if (led_idx >= IXGBE_X557_MAX_LED_INDEX)
4552 return IXGBE_ERR_PARAM;
4554 /* To turn on the LED, set mode to ON. */
4555 ixgbe_read_phy_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
4556 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE, &phy_data);
4557 phy_data |= IXGBE_X557_LED_MANUAL_SET_MASK;
4558 ixgbe_write_phy_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
4559 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE, phy_data);
4561 return IXGBE_SUCCESS;
4565 * ixgbe_led_off_t_X550em - Turns off the software controllable LEDs.
4566 * @hw: pointer to hardware structure
4567 * @led_idx: led number to turn off
4569 s32 ixgbe_led_off_t_X550em(struct ixgbe_hw *hw, u32 led_idx)
4573 DEBUGFUNC("ixgbe_led_off_t_X550em");
4575 if (led_idx >= IXGBE_X557_MAX_LED_INDEX)
4576 return IXGBE_ERR_PARAM;
4578 /* To turn on the LED, set mode to ON. */
4579 ixgbe_read_phy_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
4580 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE, &phy_data);
4581 phy_data &= ~IXGBE_X557_LED_MANUAL_SET_MASK;
4582 ixgbe_write_phy_reg(hw, IXGBE_X557_LED_PROVISIONING + led_idx,
4583 IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE, phy_data);
4585 return IXGBE_SUCCESS;
4589 * ixgbe_set_fw_drv_ver_x550 - Sends driver version to firmware
4590 * @hw: pointer to the HW structure
4591 * @maj: driver version major number
4592 * @min: driver version minor number
4593 * @build: driver version build number
4594 * @sub: driver version sub build number
4595 * @len: length of driver_ver string
4596 * @driver_ver: driver string
4598 * Sends driver version number to firmware through the manageability
4599 * block. On success return IXGBE_SUCCESS
4600 * else returns IXGBE_ERR_SWFW_SYNC when encountering an error acquiring
4601 * semaphore or IXGBE_ERR_HOST_INTERFACE_COMMAND when command fails.
4603 s32 ixgbe_set_fw_drv_ver_x550(struct ixgbe_hw *hw, u8 maj, u8 min,
4604 u8 build, u8 sub, u16 len, const char *driver_ver)
4606 struct ixgbe_hic_drv_info2 fw_cmd;
4607 s32 ret_val = IXGBE_SUCCESS;
4610 DEBUGFUNC("ixgbe_set_fw_drv_ver_x550");
4612 if ((len == 0) || (driver_ver == NULL) ||
4613 (len > sizeof(fw_cmd.driver_string)))
4614 return IXGBE_ERR_INVALID_ARGUMENT;
4616 fw_cmd.hdr.cmd = FW_CEM_CMD_DRIVER_INFO;
4617 fw_cmd.hdr.buf_len = FW_CEM_CMD_DRIVER_INFO_LEN + len;
4618 fw_cmd.hdr.cmd_or_resp.cmd_resv = FW_CEM_CMD_RESERVED;
4619 fw_cmd.port_num = (u8)hw->bus.func;
4620 fw_cmd.ver_maj = maj;
4621 fw_cmd.ver_min = min;
4622 fw_cmd.ver_build = build;
4623 fw_cmd.ver_sub = sub;
4624 fw_cmd.hdr.checksum = 0;
4625 memcpy(fw_cmd.driver_string, driver_ver, len);
4626 fw_cmd.hdr.checksum = ixgbe_calculate_checksum((u8 *)&fw_cmd,
4627 (FW_CEM_HDR_LEN + fw_cmd.hdr.buf_len));
4629 for (i = 0; i <= FW_CEM_MAX_RETRIES; i++) {
4630 ret_val = ixgbe_host_interface_command(hw, (u32 *)&fw_cmd,
4632 IXGBE_HI_COMMAND_TIMEOUT,
4634 if (ret_val != IXGBE_SUCCESS)
4637 if (fw_cmd.hdr.cmd_or_resp.ret_status ==
4638 FW_CEM_RESP_STATUS_SUCCESS)
4639 ret_val = IXGBE_SUCCESS;
4641 ret_val = IXGBE_ERR_HOST_INTERFACE_COMMAND;