4 * Copyright(c) 2010-2017 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
42 #include <netinet/in.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
47 #include <rte_interrupts.h>
49 #include <rte_debug.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_ethdev_pci.h>
60 #include <rte_malloc.h>
61 #include <rte_random.h>
63 #include <rte_hash_crc.h>
65 #include "ixgbe_logs.h"
66 #include "base/ixgbe_api.h"
67 #include "base/ixgbe_vf.h"
68 #include "base/ixgbe_common.h"
69 #include "ixgbe_ethdev.h"
70 #include "ixgbe_bypass.h"
71 #include "ixgbe_rxtx.h"
72 #include "base/ixgbe_type.h"
73 #include "base/ixgbe_phy.h"
74 #include "ixgbe_regs.h"
77 * High threshold controlling when to start sending XOFF frames. Must be at
78 * least 8 bytes less than receive packet buffer size. This value is in units
81 #define IXGBE_FC_HI 0x80
84 * Low threshold controlling when to start sending XON frames. This value is
85 * in units of 1024 bytes.
87 #define IXGBE_FC_LO 0x40
89 /* Default minimum inter-interrupt interval for EITR configuration */
90 #define IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT 0x79E
92 /* Timer value included in XOFF frames. */
93 #define IXGBE_FC_PAUSE 0x680
95 #define IXGBE_LINK_DOWN_CHECK_TIMEOUT 4000 /* ms */
96 #define IXGBE_LINK_UP_CHECK_TIMEOUT 1000 /* ms */
97 #define IXGBE_VMDQ_NUM_UC_MAC 4096 /* Maximum nb. of UC MAC addr. */
99 #define IXGBE_MMW_SIZE_DEFAULT 0x4
100 #define IXGBE_MMW_SIZE_JUMBO_FRAME 0x14
101 #define IXGBE_MAX_RING_DESC 4096 /* replicate define from rxtx */
104 * Default values for RX/TX configuration
106 #define IXGBE_DEFAULT_RX_FREE_THRESH 32
107 #define IXGBE_DEFAULT_RX_PTHRESH 8
108 #define IXGBE_DEFAULT_RX_HTHRESH 8
109 #define IXGBE_DEFAULT_RX_WTHRESH 0
111 #define IXGBE_DEFAULT_TX_FREE_THRESH 32
112 #define IXGBE_DEFAULT_TX_PTHRESH 32
113 #define IXGBE_DEFAULT_TX_HTHRESH 0
114 #define IXGBE_DEFAULT_TX_WTHRESH 0
115 #define IXGBE_DEFAULT_TX_RSBIT_THRESH 32
117 /* Bit shift and mask */
118 #define IXGBE_4_BIT_WIDTH (CHAR_BIT / 2)
119 #define IXGBE_4_BIT_MASK RTE_LEN2MASK(IXGBE_4_BIT_WIDTH, uint8_t)
120 #define IXGBE_8_BIT_WIDTH CHAR_BIT
121 #define IXGBE_8_BIT_MASK UINT8_MAX
123 #define IXGBEVF_PMD_NAME "rte_ixgbevf_pmd" /* PMD name */
125 #define IXGBE_QUEUE_STAT_COUNTERS (sizeof(hw_stats->qprc) / sizeof(hw_stats->qprc[0]))
127 #define IXGBE_HKEY_MAX_INDEX 10
129 /* Additional timesync values. */
130 #define NSEC_PER_SEC 1000000000L
131 #define IXGBE_INCVAL_10GB 0x66666666
132 #define IXGBE_INCVAL_1GB 0x40000000
133 #define IXGBE_INCVAL_100 0x50000000
134 #define IXGBE_INCVAL_SHIFT_10GB 28
135 #define IXGBE_INCVAL_SHIFT_1GB 24
136 #define IXGBE_INCVAL_SHIFT_100 21
137 #define IXGBE_INCVAL_SHIFT_82599 7
138 #define IXGBE_INCPER_SHIFT_82599 24
140 #define IXGBE_CYCLECOUNTER_MASK 0xffffffffffffffffULL
142 #define IXGBE_VT_CTL_POOLING_MODE_MASK 0x00030000
143 #define IXGBE_VT_CTL_POOLING_MODE_ETAG 0x00010000
144 #define DEFAULT_ETAG_ETYPE 0x893f
145 #define IXGBE_ETAG_ETYPE 0x00005084
146 #define IXGBE_ETAG_ETYPE_MASK 0x0000ffff
147 #define IXGBE_ETAG_ETYPE_VALID 0x80000000
148 #define IXGBE_RAH_ADTYPE 0x40000000
149 #define IXGBE_RAL_ETAG_FILTER_MASK 0x00003fff
150 #define IXGBE_VMVIR_TAGA_MASK 0x18000000
151 #define IXGBE_VMVIR_TAGA_ETAG_INSERT 0x08000000
152 #define IXGBE_VMTIR(_i) (0x00017000 + ((_i) * 4)) /* 64 of these (0-63) */
153 #define IXGBE_QDE_STRIP_TAG 0x00000004
154 #define IXGBE_VTEICR_MASK 0x07
156 #define IXGBE_EXVET_VET_EXT_SHIFT 16
157 #define IXGBE_DMATXCTL_VT_MASK 0xFFFF0000
159 static int eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev);
160 static int eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev);
161 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev);
162 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev);
163 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev);
164 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev);
165 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev);
166 static int ixgbe_dev_configure(struct rte_eth_dev *dev);
167 static int ixgbe_dev_start(struct rte_eth_dev *dev);
168 static void ixgbe_dev_stop(struct rte_eth_dev *dev);
169 static int ixgbe_dev_set_link_up(struct rte_eth_dev *dev);
170 static int ixgbe_dev_set_link_down(struct rte_eth_dev *dev);
171 static void ixgbe_dev_close(struct rte_eth_dev *dev);
172 static int ixgbe_dev_reset(struct rte_eth_dev *dev);
173 static void ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev);
174 static void ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev);
175 static void ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev);
176 static void ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev);
177 static int ixgbe_dev_link_update(struct rte_eth_dev *dev,
178 int wait_to_complete);
179 static int ixgbe_dev_stats_get(struct rte_eth_dev *dev,
180 struct rte_eth_stats *stats);
181 static int ixgbe_dev_xstats_get(struct rte_eth_dev *dev,
182 struct rte_eth_xstat *xstats, unsigned n);
183 static int ixgbevf_dev_xstats_get(struct rte_eth_dev *dev,
184 struct rte_eth_xstat *xstats, unsigned n);
186 ixgbe_dev_xstats_get_by_id(struct rte_eth_dev *dev, const uint64_t *ids,
187 uint64_t *values, unsigned int n);
188 static void ixgbe_dev_stats_reset(struct rte_eth_dev *dev);
189 static void ixgbe_dev_xstats_reset(struct rte_eth_dev *dev);
190 static int ixgbe_dev_xstats_get_names(struct rte_eth_dev *dev,
191 struct rte_eth_xstat_name *xstats_names,
193 static int ixgbevf_dev_xstats_get_names(struct rte_eth_dev *dev,
194 struct rte_eth_xstat_name *xstats_names, unsigned limit);
195 static int ixgbe_dev_xstats_get_names_by_id(
196 struct rte_eth_dev *dev,
197 struct rte_eth_xstat_name *xstats_names,
200 static int ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
204 static int ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version,
206 static void ixgbe_dev_info_get(struct rte_eth_dev *dev,
207 struct rte_eth_dev_info *dev_info);
208 static const uint32_t *ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev);
209 static void ixgbevf_dev_info_get(struct rte_eth_dev *dev,
210 struct rte_eth_dev_info *dev_info);
211 static int ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu);
213 static int ixgbe_vlan_filter_set(struct rte_eth_dev *dev,
214 uint16_t vlan_id, int on);
215 static int ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
216 enum rte_vlan_type vlan_type,
218 static void ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev,
219 uint16_t queue, bool on);
220 static void ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue,
222 static void ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask);
223 static void ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue);
224 static void ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue);
225 static void ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev);
226 static void ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev);
228 static int ixgbe_dev_led_on(struct rte_eth_dev *dev);
229 static int ixgbe_dev_led_off(struct rte_eth_dev *dev);
230 static int ixgbe_flow_ctrl_get(struct rte_eth_dev *dev,
231 struct rte_eth_fc_conf *fc_conf);
232 static int ixgbe_flow_ctrl_set(struct rte_eth_dev *dev,
233 struct rte_eth_fc_conf *fc_conf);
234 static int ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev,
235 struct rte_eth_pfc_conf *pfc_conf);
236 static int ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
237 struct rte_eth_rss_reta_entry64 *reta_conf,
239 static int ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
240 struct rte_eth_rss_reta_entry64 *reta_conf,
242 static void ixgbe_dev_link_status_print(struct rte_eth_dev *dev);
243 static int ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev, uint8_t on);
244 static int ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev);
245 static int ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev);
246 static int ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev);
247 static int ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
248 struct rte_intr_handle *handle);
249 static void ixgbe_dev_interrupt_handler(void *param);
250 static void ixgbe_dev_interrupt_delayed_handler(void *param);
251 static int ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
252 uint32_t index, uint32_t pool);
253 static void ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index);
254 static void ixgbe_set_default_mac_addr(struct rte_eth_dev *dev,
255 struct ether_addr *mac_addr);
256 static void ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config);
257 static bool is_device_supported(struct rte_eth_dev *dev,
258 struct rte_pci_driver *drv);
260 /* For Virtual Function support */
261 static int eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev);
262 static int eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev);
263 static int ixgbevf_dev_configure(struct rte_eth_dev *dev);
264 static int ixgbevf_dev_start(struct rte_eth_dev *dev);
265 static int ixgbevf_dev_link_update(struct rte_eth_dev *dev,
266 int wait_to_complete);
267 static void ixgbevf_dev_stop(struct rte_eth_dev *dev);
268 static void ixgbevf_dev_close(struct rte_eth_dev *dev);
269 static int ixgbevf_dev_reset(struct rte_eth_dev *dev);
270 static void ixgbevf_intr_disable(struct ixgbe_hw *hw);
271 static void ixgbevf_intr_enable(struct ixgbe_hw *hw);
272 static int ixgbevf_dev_stats_get(struct rte_eth_dev *dev,
273 struct rte_eth_stats *stats);
274 static void ixgbevf_dev_stats_reset(struct rte_eth_dev *dev);
275 static int ixgbevf_vlan_filter_set(struct rte_eth_dev *dev,
276 uint16_t vlan_id, int on);
277 static void ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev,
278 uint16_t queue, int on);
279 static void ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask);
280 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on);
281 static int ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
283 static int ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
285 static void ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
286 uint8_t queue, uint8_t msix_vector);
287 static void ixgbevf_configure_msix(struct rte_eth_dev *dev);
288 static void ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev);
289 static void ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev);
291 /* For Eth VMDQ APIs support */
292 static int ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct
293 ether_addr * mac_addr, uint8_t on);
294 static int ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on);
295 static int ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
296 struct rte_eth_mirror_conf *mirror_conf,
297 uint8_t rule_id, uint8_t on);
298 static int ixgbe_mirror_rule_reset(struct rte_eth_dev *dev,
300 static int ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
302 static int ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
304 static void ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
305 uint8_t queue, uint8_t msix_vector);
306 static void ixgbe_configure_msix(struct rte_eth_dev *dev);
308 static int ixgbevf_add_mac_addr(struct rte_eth_dev *dev,
309 struct ether_addr *mac_addr,
310 uint32_t index, uint32_t pool);
311 static void ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index);
312 static void ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev,
313 struct ether_addr *mac_addr);
314 static int ixgbe_syn_filter_get(struct rte_eth_dev *dev,
315 struct rte_eth_syn_filter *filter);
316 static int ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
317 enum rte_filter_op filter_op,
319 static int ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
320 struct ixgbe_5tuple_filter *filter);
321 static void ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
322 struct ixgbe_5tuple_filter *filter);
323 static int ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
324 enum rte_filter_op filter_op,
326 static int ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
327 struct rte_eth_ntuple_filter *filter);
328 static int ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
329 enum rte_filter_op filter_op,
331 static int ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
332 struct rte_eth_ethertype_filter *filter);
333 static int ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
334 enum rte_filter_type filter_type,
335 enum rte_filter_op filter_op,
337 static int ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu);
339 static int ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
340 struct ether_addr *mc_addr_set,
341 uint32_t nb_mc_addr);
342 static int ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
343 struct rte_eth_dcb_info *dcb_info);
345 static int ixgbe_get_reg_length(struct rte_eth_dev *dev);
346 static int ixgbe_get_regs(struct rte_eth_dev *dev,
347 struct rte_dev_reg_info *regs);
348 static int ixgbe_get_eeprom_length(struct rte_eth_dev *dev);
349 static int ixgbe_get_eeprom(struct rte_eth_dev *dev,
350 struct rte_dev_eeprom_info *eeprom);
351 static int ixgbe_set_eeprom(struct rte_eth_dev *dev,
352 struct rte_dev_eeprom_info *eeprom);
354 static int ixgbevf_get_reg_length(struct rte_eth_dev *dev);
355 static int ixgbevf_get_regs(struct rte_eth_dev *dev,
356 struct rte_dev_reg_info *regs);
358 static int ixgbe_timesync_enable(struct rte_eth_dev *dev);
359 static int ixgbe_timesync_disable(struct rte_eth_dev *dev);
360 static int ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
361 struct timespec *timestamp,
363 static int ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
364 struct timespec *timestamp);
365 static int ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta);
366 static int ixgbe_timesync_read_time(struct rte_eth_dev *dev,
367 struct timespec *timestamp);
368 static int ixgbe_timesync_write_time(struct rte_eth_dev *dev,
369 const struct timespec *timestamp);
370 static void ixgbevf_dev_interrupt_handler(void *param);
372 static int ixgbe_dev_l2_tunnel_eth_type_conf
373 (struct rte_eth_dev *dev, struct rte_eth_l2_tunnel_conf *l2_tunnel);
374 static int ixgbe_dev_l2_tunnel_offload_set
375 (struct rte_eth_dev *dev,
376 struct rte_eth_l2_tunnel_conf *l2_tunnel,
379 static int ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
380 enum rte_filter_op filter_op,
383 static int ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
384 struct rte_eth_udp_tunnel *udp_tunnel);
385 static int ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
386 struct rte_eth_udp_tunnel *udp_tunnel);
387 static int ixgbe_filter_restore(struct rte_eth_dev *dev);
388 static void ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev);
391 * Define VF Stats MACRO for Non "cleared on read" register
393 #define UPDATE_VF_STAT(reg, last, cur) \
395 uint32_t latest = IXGBE_READ_REG(hw, reg); \
396 cur += (latest - last) & UINT_MAX; \
400 #define UPDATE_VF_STAT_36BIT(lsb, msb, last, cur) \
402 u64 new_lsb = IXGBE_READ_REG(hw, lsb); \
403 u64 new_msb = IXGBE_READ_REG(hw, msb); \
404 u64 latest = ((new_msb << 32) | new_lsb); \
405 cur += (0x1000000000LL + latest - last) & 0xFFFFFFFFFLL; \
409 #define IXGBE_SET_HWSTRIP(h, q) do {\
410 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
411 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
412 (h)->bitmap[idx] |= 1 << bit;\
415 #define IXGBE_CLEAR_HWSTRIP(h, q) do {\
416 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
417 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
418 (h)->bitmap[idx] &= ~(1 << bit);\
421 #define IXGBE_GET_HWSTRIP(h, q, r) do {\
422 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
423 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
424 (r) = (h)->bitmap[idx] >> bit & 1;\
428 * The set of PCI devices this driver supports
430 static const struct rte_pci_id pci_id_ixgbe_map[] = {
431 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598) },
432 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_BX) },
433 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_DUAL_PORT) },
434 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_SINGLE_PORT) },
435 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT) },
436 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT2) },
437 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_SFP_LOM) },
438 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_CX4) },
439 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_CX4_DUAL_PORT) },
440 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_DA_DUAL_PORT) },
441 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM) },
442 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_XF_LR) },
443 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4) },
444 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4_MEZZ) },
445 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KR) },
446 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_COMBO_BACKPLANE) },
447 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_CX4) },
448 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP) },
449 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BACKPLANE_FCOE) },
450 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_FCOE) },
451 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_EM) },
452 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF2) },
453 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF_QP) },
454 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_QSFP_SF_QP) },
455 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599EN_SFP) },
456 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_XAUI_LOM) },
457 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_T3_LOM) },
458 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_LS) },
459 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T) },
460 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T1) },
461 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_SFP) },
462 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_10G_T) },
463 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_1G_T) },
464 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T) },
465 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T1) },
466 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR) },
467 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR_L) },
468 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP_N) },
469 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII) },
470 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII_L) },
471 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_10G_T) },
472 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP) },
473 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP_N) },
474 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP) },
475 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T) },
476 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T_L) },
477 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KX4) },
478 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KR) },
479 #ifdef RTE_LIBRTE_IXGBE_BYPASS
480 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BYPASS) },
482 { .vendor_id = 0, /* sentinel */ },
486 * The set of PCI devices this driver supports (for 82599 VF)
488 static const struct rte_pci_id pci_id_ixgbevf_map[] = {
489 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF) },
490 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF_HV) },
491 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF) },
492 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF_HV) },
493 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF_HV) },
494 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF) },
495 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF) },
496 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF_HV) },
497 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF) },
498 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF_HV) },
499 { .vendor_id = 0, /* sentinel */ },
502 static const struct rte_eth_desc_lim rx_desc_lim = {
503 .nb_max = IXGBE_MAX_RING_DESC,
504 .nb_min = IXGBE_MIN_RING_DESC,
505 .nb_align = IXGBE_RXD_ALIGN,
508 static const struct rte_eth_desc_lim tx_desc_lim = {
509 .nb_max = IXGBE_MAX_RING_DESC,
510 .nb_min = IXGBE_MIN_RING_DESC,
511 .nb_align = IXGBE_TXD_ALIGN,
512 .nb_seg_max = IXGBE_TX_MAX_SEG,
513 .nb_mtu_seg_max = IXGBE_TX_MAX_SEG,
516 static const struct eth_dev_ops ixgbe_eth_dev_ops = {
517 .dev_configure = ixgbe_dev_configure,
518 .dev_start = ixgbe_dev_start,
519 .dev_stop = ixgbe_dev_stop,
520 .dev_set_link_up = ixgbe_dev_set_link_up,
521 .dev_set_link_down = ixgbe_dev_set_link_down,
522 .dev_close = ixgbe_dev_close,
523 .dev_reset = ixgbe_dev_reset,
524 .promiscuous_enable = ixgbe_dev_promiscuous_enable,
525 .promiscuous_disable = ixgbe_dev_promiscuous_disable,
526 .allmulticast_enable = ixgbe_dev_allmulticast_enable,
527 .allmulticast_disable = ixgbe_dev_allmulticast_disable,
528 .link_update = ixgbe_dev_link_update,
529 .stats_get = ixgbe_dev_stats_get,
530 .xstats_get = ixgbe_dev_xstats_get,
531 .xstats_get_by_id = ixgbe_dev_xstats_get_by_id,
532 .stats_reset = ixgbe_dev_stats_reset,
533 .xstats_reset = ixgbe_dev_xstats_reset,
534 .xstats_get_names = ixgbe_dev_xstats_get_names,
535 .xstats_get_names_by_id = ixgbe_dev_xstats_get_names_by_id,
536 .queue_stats_mapping_set = ixgbe_dev_queue_stats_mapping_set,
537 .fw_version_get = ixgbe_fw_version_get,
538 .dev_infos_get = ixgbe_dev_info_get,
539 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
540 .mtu_set = ixgbe_dev_mtu_set,
541 .vlan_filter_set = ixgbe_vlan_filter_set,
542 .vlan_tpid_set = ixgbe_vlan_tpid_set,
543 .vlan_offload_set = ixgbe_vlan_offload_set,
544 .vlan_strip_queue_set = ixgbe_vlan_strip_queue_set,
545 .rx_queue_start = ixgbe_dev_rx_queue_start,
546 .rx_queue_stop = ixgbe_dev_rx_queue_stop,
547 .tx_queue_start = ixgbe_dev_tx_queue_start,
548 .tx_queue_stop = ixgbe_dev_tx_queue_stop,
549 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
550 .rx_queue_intr_enable = ixgbe_dev_rx_queue_intr_enable,
551 .rx_queue_intr_disable = ixgbe_dev_rx_queue_intr_disable,
552 .rx_queue_release = ixgbe_dev_rx_queue_release,
553 .rx_queue_count = ixgbe_dev_rx_queue_count,
554 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
555 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
556 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
557 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
558 .tx_queue_release = ixgbe_dev_tx_queue_release,
559 .dev_led_on = ixgbe_dev_led_on,
560 .dev_led_off = ixgbe_dev_led_off,
561 .flow_ctrl_get = ixgbe_flow_ctrl_get,
562 .flow_ctrl_set = ixgbe_flow_ctrl_set,
563 .priority_flow_ctrl_set = ixgbe_priority_flow_ctrl_set,
564 .mac_addr_add = ixgbe_add_rar,
565 .mac_addr_remove = ixgbe_remove_rar,
566 .mac_addr_set = ixgbe_set_default_mac_addr,
567 .uc_hash_table_set = ixgbe_uc_hash_table_set,
568 .uc_all_hash_table_set = ixgbe_uc_all_hash_table_set,
569 .mirror_rule_set = ixgbe_mirror_rule_set,
570 .mirror_rule_reset = ixgbe_mirror_rule_reset,
571 .set_queue_rate_limit = ixgbe_set_queue_rate_limit,
572 .reta_update = ixgbe_dev_rss_reta_update,
573 .reta_query = ixgbe_dev_rss_reta_query,
574 .rss_hash_update = ixgbe_dev_rss_hash_update,
575 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
576 .filter_ctrl = ixgbe_dev_filter_ctrl,
577 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
578 .rxq_info_get = ixgbe_rxq_info_get,
579 .txq_info_get = ixgbe_txq_info_get,
580 .timesync_enable = ixgbe_timesync_enable,
581 .timesync_disable = ixgbe_timesync_disable,
582 .timesync_read_rx_timestamp = ixgbe_timesync_read_rx_timestamp,
583 .timesync_read_tx_timestamp = ixgbe_timesync_read_tx_timestamp,
584 .get_reg = ixgbe_get_regs,
585 .get_eeprom_length = ixgbe_get_eeprom_length,
586 .get_eeprom = ixgbe_get_eeprom,
587 .set_eeprom = ixgbe_set_eeprom,
588 .get_dcb_info = ixgbe_dev_get_dcb_info,
589 .timesync_adjust_time = ixgbe_timesync_adjust_time,
590 .timesync_read_time = ixgbe_timesync_read_time,
591 .timesync_write_time = ixgbe_timesync_write_time,
592 .l2_tunnel_eth_type_conf = ixgbe_dev_l2_tunnel_eth_type_conf,
593 .l2_tunnel_offload_set = ixgbe_dev_l2_tunnel_offload_set,
594 .udp_tunnel_port_add = ixgbe_dev_udp_tunnel_port_add,
595 .udp_tunnel_port_del = ixgbe_dev_udp_tunnel_port_del,
596 .tm_ops_get = ixgbe_tm_ops_get,
600 * dev_ops for virtual function, bare necessities for basic vf
601 * operation have been implemented
603 static const struct eth_dev_ops ixgbevf_eth_dev_ops = {
604 .dev_configure = ixgbevf_dev_configure,
605 .dev_start = ixgbevf_dev_start,
606 .dev_stop = ixgbevf_dev_stop,
607 .link_update = ixgbevf_dev_link_update,
608 .stats_get = ixgbevf_dev_stats_get,
609 .xstats_get = ixgbevf_dev_xstats_get,
610 .stats_reset = ixgbevf_dev_stats_reset,
611 .xstats_reset = ixgbevf_dev_stats_reset,
612 .xstats_get_names = ixgbevf_dev_xstats_get_names,
613 .dev_close = ixgbevf_dev_close,
614 .dev_reset = ixgbevf_dev_reset,
615 .allmulticast_enable = ixgbevf_dev_allmulticast_enable,
616 .allmulticast_disable = ixgbevf_dev_allmulticast_disable,
617 .dev_infos_get = ixgbevf_dev_info_get,
618 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
619 .mtu_set = ixgbevf_dev_set_mtu,
620 .vlan_filter_set = ixgbevf_vlan_filter_set,
621 .vlan_strip_queue_set = ixgbevf_vlan_strip_queue_set,
622 .vlan_offload_set = ixgbevf_vlan_offload_set,
623 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
624 .rx_queue_release = ixgbe_dev_rx_queue_release,
625 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
626 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
627 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
628 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
629 .tx_queue_release = ixgbe_dev_tx_queue_release,
630 .rx_queue_intr_enable = ixgbevf_dev_rx_queue_intr_enable,
631 .rx_queue_intr_disable = ixgbevf_dev_rx_queue_intr_disable,
632 .mac_addr_add = ixgbevf_add_mac_addr,
633 .mac_addr_remove = ixgbevf_remove_mac_addr,
634 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
635 .rxq_info_get = ixgbe_rxq_info_get,
636 .txq_info_get = ixgbe_txq_info_get,
637 .mac_addr_set = ixgbevf_set_default_mac_addr,
638 .get_reg = ixgbevf_get_regs,
639 .reta_update = ixgbe_dev_rss_reta_update,
640 .reta_query = ixgbe_dev_rss_reta_query,
641 .rss_hash_update = ixgbe_dev_rss_hash_update,
642 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
645 /* store statistics names and its offset in stats structure */
646 struct rte_ixgbe_xstats_name_off {
647 char name[RTE_ETH_XSTATS_NAME_SIZE];
651 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_stats_strings[] = {
652 {"rx_crc_errors", offsetof(struct ixgbe_hw_stats, crcerrs)},
653 {"rx_illegal_byte_errors", offsetof(struct ixgbe_hw_stats, illerrc)},
654 {"rx_error_bytes", offsetof(struct ixgbe_hw_stats, errbc)},
655 {"mac_local_errors", offsetof(struct ixgbe_hw_stats, mlfc)},
656 {"mac_remote_errors", offsetof(struct ixgbe_hw_stats, mrfc)},
657 {"rx_length_errors", offsetof(struct ixgbe_hw_stats, rlec)},
658 {"tx_xon_packets", offsetof(struct ixgbe_hw_stats, lxontxc)},
659 {"rx_xon_packets", offsetof(struct ixgbe_hw_stats, lxonrxc)},
660 {"tx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxofftxc)},
661 {"rx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxoffrxc)},
662 {"rx_size_64_packets", offsetof(struct ixgbe_hw_stats, prc64)},
663 {"rx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, prc127)},
664 {"rx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, prc255)},
665 {"rx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, prc511)},
666 {"rx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
668 {"rx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
670 {"rx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bprc)},
671 {"rx_multicast_packets", offsetof(struct ixgbe_hw_stats, mprc)},
672 {"rx_fragment_errors", offsetof(struct ixgbe_hw_stats, rfc)},
673 {"rx_undersize_errors", offsetof(struct ixgbe_hw_stats, ruc)},
674 {"rx_oversize_errors", offsetof(struct ixgbe_hw_stats, roc)},
675 {"rx_jabber_errors", offsetof(struct ixgbe_hw_stats, rjc)},
676 {"rx_management_packets", offsetof(struct ixgbe_hw_stats, mngprc)},
677 {"rx_management_dropped", offsetof(struct ixgbe_hw_stats, mngpdc)},
678 {"tx_management_packets", offsetof(struct ixgbe_hw_stats, mngptc)},
679 {"rx_total_packets", offsetof(struct ixgbe_hw_stats, tpr)},
680 {"rx_total_bytes", offsetof(struct ixgbe_hw_stats, tor)},
681 {"tx_total_packets", offsetof(struct ixgbe_hw_stats, tpt)},
682 {"tx_size_64_packets", offsetof(struct ixgbe_hw_stats, ptc64)},
683 {"tx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, ptc127)},
684 {"tx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, ptc255)},
685 {"tx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, ptc511)},
686 {"tx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
688 {"tx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
690 {"tx_multicast_packets", offsetof(struct ixgbe_hw_stats, mptc)},
691 {"tx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bptc)},
692 {"rx_mac_short_packet_dropped", offsetof(struct ixgbe_hw_stats, mspdc)},
693 {"rx_l3_l4_xsum_error", offsetof(struct ixgbe_hw_stats, xec)},
695 {"flow_director_added_filters", offsetof(struct ixgbe_hw_stats,
697 {"flow_director_removed_filters", offsetof(struct ixgbe_hw_stats,
699 {"flow_director_filter_add_errors", offsetof(struct ixgbe_hw_stats,
701 {"flow_director_filter_remove_errors", offsetof(struct ixgbe_hw_stats,
703 {"flow_director_matched_filters", offsetof(struct ixgbe_hw_stats,
705 {"flow_director_missed_filters", offsetof(struct ixgbe_hw_stats,
708 {"rx_fcoe_crc_errors", offsetof(struct ixgbe_hw_stats, fccrc)},
709 {"rx_fcoe_dropped", offsetof(struct ixgbe_hw_stats, fcoerpdc)},
710 {"rx_fcoe_mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats,
712 {"rx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeprc)},
713 {"tx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeptc)},
714 {"rx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwrc)},
715 {"tx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwtc)},
716 {"rx_fcoe_no_direct_data_placement", offsetof(struct ixgbe_hw_stats,
718 {"rx_fcoe_no_direct_data_placement_ext_buff",
719 offsetof(struct ixgbe_hw_stats, fcoe_noddp_ext_buff)},
721 {"tx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
723 {"rx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
725 {"tx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
727 {"rx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
729 {"rx_total_missed_packets", offsetof(struct ixgbe_hw_stats, mpctotal)},
732 #define IXGBE_NB_HW_STATS (sizeof(rte_ixgbe_stats_strings) / \
733 sizeof(rte_ixgbe_stats_strings[0]))
735 /* MACsec statistics */
736 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_macsec_strings[] = {
737 {"out_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
739 {"out_pkts_encrypted", offsetof(struct ixgbe_macsec_stats,
740 out_pkts_encrypted)},
741 {"out_pkts_protected", offsetof(struct ixgbe_macsec_stats,
742 out_pkts_protected)},
743 {"out_octets_encrypted", offsetof(struct ixgbe_macsec_stats,
744 out_octets_encrypted)},
745 {"out_octets_protected", offsetof(struct ixgbe_macsec_stats,
746 out_octets_protected)},
747 {"in_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
749 {"in_pkts_badtag", offsetof(struct ixgbe_macsec_stats,
751 {"in_pkts_nosci", offsetof(struct ixgbe_macsec_stats,
753 {"in_pkts_unknownsci", offsetof(struct ixgbe_macsec_stats,
754 in_pkts_unknownsci)},
755 {"in_octets_decrypted", offsetof(struct ixgbe_macsec_stats,
756 in_octets_decrypted)},
757 {"in_octets_validated", offsetof(struct ixgbe_macsec_stats,
758 in_octets_validated)},
759 {"in_pkts_unchecked", offsetof(struct ixgbe_macsec_stats,
761 {"in_pkts_delayed", offsetof(struct ixgbe_macsec_stats,
763 {"in_pkts_late", offsetof(struct ixgbe_macsec_stats,
765 {"in_pkts_ok", offsetof(struct ixgbe_macsec_stats,
767 {"in_pkts_invalid", offsetof(struct ixgbe_macsec_stats,
769 {"in_pkts_notvalid", offsetof(struct ixgbe_macsec_stats,
771 {"in_pkts_unusedsa", offsetof(struct ixgbe_macsec_stats,
773 {"in_pkts_notusingsa", offsetof(struct ixgbe_macsec_stats,
774 in_pkts_notusingsa)},
777 #define IXGBE_NB_MACSEC_STATS (sizeof(rte_ixgbe_macsec_strings) / \
778 sizeof(rte_ixgbe_macsec_strings[0]))
780 /* Per-queue statistics */
781 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_rxq_strings[] = {
782 {"mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats, rnbc)},
783 {"dropped", offsetof(struct ixgbe_hw_stats, mpc)},
784 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxonrxc)},
785 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxoffrxc)},
788 #define IXGBE_NB_RXQ_PRIO_STATS (sizeof(rte_ixgbe_rxq_strings) / \
789 sizeof(rte_ixgbe_rxq_strings[0]))
790 #define IXGBE_NB_RXQ_PRIO_VALUES 8
792 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_txq_strings[] = {
793 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxontxc)},
794 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxofftxc)},
795 {"xon_to_xoff_packets", offsetof(struct ixgbe_hw_stats,
799 #define IXGBE_NB_TXQ_PRIO_STATS (sizeof(rte_ixgbe_txq_strings) / \
800 sizeof(rte_ixgbe_txq_strings[0]))
801 #define IXGBE_NB_TXQ_PRIO_VALUES 8
803 static const struct rte_ixgbe_xstats_name_off rte_ixgbevf_stats_strings[] = {
804 {"rx_multicast_packets", offsetof(struct ixgbevf_hw_stats, vfmprc)},
807 #define IXGBEVF_NB_XSTATS (sizeof(rte_ixgbevf_stats_strings) / \
808 sizeof(rte_ixgbevf_stats_strings[0]))
811 * Atomically reads the link status information from global
812 * structure rte_eth_dev.
815 * - Pointer to the structure rte_eth_dev to read from.
816 * - Pointer to the buffer to be saved with the link status.
819 * - On success, zero.
820 * - On failure, negative value.
823 rte_ixgbe_dev_atomic_read_link_status(struct rte_eth_dev *dev,
824 struct rte_eth_link *link)
826 struct rte_eth_link *dst = link;
827 struct rte_eth_link *src = &(dev->data->dev_link);
829 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
830 *(uint64_t *)src) == 0)
837 * Atomically writes the link status information into global
838 * structure rte_eth_dev.
841 * - Pointer to the structure rte_eth_dev to read from.
842 * - Pointer to the buffer to be saved with the link status.
845 * - On success, zero.
846 * - On failure, negative value.
849 rte_ixgbe_dev_atomic_write_link_status(struct rte_eth_dev *dev,
850 struct rte_eth_link *link)
852 struct rte_eth_link *dst = &(dev->data->dev_link);
853 struct rte_eth_link *src = link;
855 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
856 *(uint64_t *)src) == 0)
863 * This function is the same as ixgbe_is_sfp() in base/ixgbe.h.
866 ixgbe_is_sfp(struct ixgbe_hw *hw)
868 switch (hw->phy.type) {
869 case ixgbe_phy_sfp_avago:
870 case ixgbe_phy_sfp_ftl:
871 case ixgbe_phy_sfp_intel:
872 case ixgbe_phy_sfp_unknown:
873 case ixgbe_phy_sfp_passive_tyco:
874 case ixgbe_phy_sfp_passive_unknown:
881 static inline int32_t
882 ixgbe_pf_reset_hw(struct ixgbe_hw *hw)
887 status = ixgbe_reset_hw(hw);
889 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
890 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
891 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
892 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
893 IXGBE_WRITE_FLUSH(hw);
895 if (status == IXGBE_ERR_SFP_NOT_PRESENT)
896 status = IXGBE_SUCCESS;
901 ixgbe_enable_intr(struct rte_eth_dev *dev)
903 struct ixgbe_interrupt *intr =
904 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
905 struct ixgbe_hw *hw =
906 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
908 IXGBE_WRITE_REG(hw, IXGBE_EIMS, intr->mask);
909 IXGBE_WRITE_FLUSH(hw);
913 * This function is based on ixgbe_disable_intr() in base/ixgbe.h.
916 ixgbe_disable_intr(struct ixgbe_hw *hw)
918 PMD_INIT_FUNC_TRACE();
920 if (hw->mac.type == ixgbe_mac_82598EB) {
921 IXGBE_WRITE_REG(hw, IXGBE_EIMC, ~0);
923 IXGBE_WRITE_REG(hw, IXGBE_EIMC, 0xFFFF0000);
924 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), ~0);
925 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), ~0);
927 IXGBE_WRITE_FLUSH(hw);
931 * This function resets queue statistics mapping registers.
932 * From Niantic datasheet, Initialization of Statistics section:
933 * "...if software requires the queue counters, the RQSMR and TQSM registers
934 * must be re-programmed following a device reset.
937 ixgbe_reset_qstat_mappings(struct ixgbe_hw *hw)
941 for (i = 0; i != IXGBE_NB_STAT_MAPPING_REGS; i++) {
942 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), 0);
943 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), 0);
949 ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
954 #define QSM_REG_NB_BITS_PER_QMAP_FIELD 8
955 #define NB_QMAP_FIELDS_PER_QSM_REG 4
956 #define QMAP_FIELD_RESERVED_BITS_MASK 0x0f
958 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
959 struct ixgbe_stat_mapping_registers *stat_mappings =
960 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(eth_dev->data->dev_private);
961 uint32_t qsmr_mask = 0;
962 uint32_t clearing_mask = QMAP_FIELD_RESERVED_BITS_MASK;
966 if ((hw->mac.type != ixgbe_mac_82599EB) &&
967 (hw->mac.type != ixgbe_mac_X540) &&
968 (hw->mac.type != ixgbe_mac_X550) &&
969 (hw->mac.type != ixgbe_mac_X550EM_x) &&
970 (hw->mac.type != ixgbe_mac_X550EM_a))
973 PMD_INIT_LOG(DEBUG, "Setting port %d, %s queue_id %d to stat index %d",
974 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
977 n = (uint8_t)(queue_id / NB_QMAP_FIELDS_PER_QSM_REG);
978 if (n >= IXGBE_NB_STAT_MAPPING_REGS) {
979 PMD_INIT_LOG(ERR, "Nb of stat mapping registers exceeded");
982 offset = (uint8_t)(queue_id % NB_QMAP_FIELDS_PER_QSM_REG);
984 /* Now clear any previous stat_idx set */
985 clearing_mask <<= (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
987 stat_mappings->tqsm[n] &= ~clearing_mask;
989 stat_mappings->rqsmr[n] &= ~clearing_mask;
991 q_map = (uint32_t)stat_idx;
992 q_map &= QMAP_FIELD_RESERVED_BITS_MASK;
993 qsmr_mask = q_map << (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
995 stat_mappings->tqsm[n] |= qsmr_mask;
997 stat_mappings->rqsmr[n] |= qsmr_mask;
999 PMD_INIT_LOG(DEBUG, "Set port %d, %s queue_id %d to stat index %d",
1000 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
1001 queue_id, stat_idx);
1002 PMD_INIT_LOG(DEBUG, "%s[%d] = 0x%08x", is_rx ? "RQSMR" : "TQSM", n,
1003 is_rx ? stat_mappings->rqsmr[n] : stat_mappings->tqsm[n]);
1005 /* Now write the mapping in the appropriate register */
1007 PMD_INIT_LOG(DEBUG, "Write 0x%x to RX IXGBE stat mapping reg:%d",
1008 stat_mappings->rqsmr[n], n);
1009 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(n), stat_mappings->rqsmr[n]);
1011 PMD_INIT_LOG(DEBUG, "Write 0x%x to TX IXGBE stat mapping reg:%d",
1012 stat_mappings->tqsm[n], n);
1013 IXGBE_WRITE_REG(hw, IXGBE_TQSM(n), stat_mappings->tqsm[n]);
1019 ixgbe_restore_statistics_mapping(struct rte_eth_dev *dev)
1021 struct ixgbe_stat_mapping_registers *stat_mappings =
1022 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(dev->data->dev_private);
1023 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1026 /* write whatever was in stat mapping table to the NIC */
1027 for (i = 0; i < IXGBE_NB_STAT_MAPPING_REGS; i++) {
1029 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), stat_mappings->rqsmr[i]);
1032 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), stat_mappings->tqsm[i]);
1037 ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config)
1040 struct ixgbe_dcb_tc_config *tc;
1041 uint8_t dcb_max_tc = IXGBE_DCB_MAX_TRAFFIC_CLASS;
1043 dcb_config->num_tcs.pg_tcs = dcb_max_tc;
1044 dcb_config->num_tcs.pfc_tcs = dcb_max_tc;
1045 for (i = 0; i < dcb_max_tc; i++) {
1046 tc = &dcb_config->tc_config[i];
1047 tc->path[IXGBE_DCB_TX_CONFIG].bwg_id = i;
1048 tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent =
1049 (uint8_t)(100/dcb_max_tc + (i & 1));
1050 tc->path[IXGBE_DCB_RX_CONFIG].bwg_id = i;
1051 tc->path[IXGBE_DCB_RX_CONFIG].bwg_percent =
1052 (uint8_t)(100/dcb_max_tc + (i & 1));
1053 tc->pfc = ixgbe_dcb_pfc_disabled;
1056 /* Initialize default user to priority mapping, UPx->TC0 */
1057 tc = &dcb_config->tc_config[0];
1058 tc->path[IXGBE_DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
1059 tc->path[IXGBE_DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
1060 for (i = 0; i < IXGBE_DCB_MAX_BW_GROUP; i++) {
1061 dcb_config->bw_percentage[IXGBE_DCB_TX_CONFIG][i] = 100;
1062 dcb_config->bw_percentage[IXGBE_DCB_RX_CONFIG][i] = 100;
1064 dcb_config->rx_pba_cfg = ixgbe_dcb_pba_equal;
1065 dcb_config->pfc_mode_enable = false;
1066 dcb_config->vt_mode = true;
1067 dcb_config->round_robin_enable = false;
1068 /* support all DCB capabilities in 82599 */
1069 dcb_config->support.capabilities = 0xFF;
1071 /*we only support 4 Tcs for X540, X550 */
1072 if (hw->mac.type == ixgbe_mac_X540 ||
1073 hw->mac.type == ixgbe_mac_X550 ||
1074 hw->mac.type == ixgbe_mac_X550EM_x ||
1075 hw->mac.type == ixgbe_mac_X550EM_a) {
1076 dcb_config->num_tcs.pg_tcs = 4;
1077 dcb_config->num_tcs.pfc_tcs = 4;
1082 * Ensure that all locks are released before first NVM or PHY access
1085 ixgbe_swfw_lock_reset(struct ixgbe_hw *hw)
1090 * Phy lock should not fail in this early stage. If this is the case,
1091 * it is due to an improper exit of the application.
1092 * So force the release of the faulty lock. Release of common lock
1093 * is done automatically by swfw_sync function.
1095 mask = IXGBE_GSSR_PHY0_SM << hw->bus.func;
1096 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1097 PMD_DRV_LOG(DEBUG, "SWFW phy%d lock released", hw->bus.func);
1099 ixgbe_release_swfw_semaphore(hw, mask);
1102 * These ones are more tricky since they are common to all ports; but
1103 * swfw_sync retries last long enough (1s) to be almost sure that if
1104 * lock can not be taken it is due to an improper lock of the
1107 mask = IXGBE_GSSR_EEP_SM | IXGBE_GSSR_MAC_CSR_SM | IXGBE_GSSR_SW_MNG_SM;
1108 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1109 PMD_DRV_LOG(DEBUG, "SWFW common locks released");
1111 ixgbe_release_swfw_semaphore(hw, mask);
1115 * This function is based on code in ixgbe_attach() in base/ixgbe.c.
1116 * It returns 0 on success.
1119 eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev)
1121 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1122 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1123 struct ixgbe_hw *hw =
1124 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1125 struct ixgbe_vfta *shadow_vfta =
1126 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1127 struct ixgbe_hwstrip *hwstrip =
1128 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1129 struct ixgbe_dcb_config *dcb_config =
1130 IXGBE_DEV_PRIVATE_TO_DCB_CFG(eth_dev->data->dev_private);
1131 struct ixgbe_filter_info *filter_info =
1132 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1133 struct ixgbe_bw_conf *bw_conf =
1134 IXGBE_DEV_PRIVATE_TO_BW_CONF(eth_dev->data->dev_private);
1139 PMD_INIT_FUNC_TRACE();
1141 eth_dev->dev_ops = &ixgbe_eth_dev_ops;
1142 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1143 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1144 eth_dev->tx_pkt_prepare = &ixgbe_prep_pkts;
1147 * For secondary processes, we don't initialise any further as primary
1148 * has already done this work. Only check we don't need a different
1149 * RX and TX function.
1151 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1152 struct ixgbe_tx_queue *txq;
1153 /* TX queue function in primary, set by last queue initialized
1154 * Tx queue may not initialized by primary process
1156 if (eth_dev->data->tx_queues) {
1157 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues-1];
1158 ixgbe_set_tx_function(eth_dev, txq);
1160 /* Use default TX function if we get here */
1161 PMD_INIT_LOG(NOTICE, "No TX queues configured yet. "
1162 "Using default TX function.");
1165 ixgbe_set_rx_function(eth_dev);
1170 rte_eth_copy_pci_info(eth_dev, pci_dev);
1171 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1173 /* Vendor and Device ID need to be set before init of shared code */
1174 hw->device_id = pci_dev->id.device_id;
1175 hw->vendor_id = pci_dev->id.vendor_id;
1176 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1177 hw->allow_unsupported_sfp = 1;
1179 /* Initialize the shared code (base driver) */
1180 #ifdef RTE_LIBRTE_IXGBE_BYPASS
1181 diag = ixgbe_bypass_init_shared_code(hw);
1183 diag = ixgbe_init_shared_code(hw);
1184 #endif /* RTE_LIBRTE_IXGBE_BYPASS */
1186 if (diag != IXGBE_SUCCESS) {
1187 PMD_INIT_LOG(ERR, "Shared code init failed: %d", diag);
1191 /* pick up the PCI bus settings for reporting later */
1192 ixgbe_get_bus_info(hw);
1194 /* Unlock any pending hardware semaphore */
1195 ixgbe_swfw_lock_reset(hw);
1197 /* Initialize DCB configuration*/
1198 memset(dcb_config, 0, sizeof(struct ixgbe_dcb_config));
1199 ixgbe_dcb_init(hw, dcb_config);
1200 /* Get Hardware Flow Control setting */
1201 hw->fc.requested_mode = ixgbe_fc_full;
1202 hw->fc.current_mode = ixgbe_fc_full;
1203 hw->fc.pause_time = IXGBE_FC_PAUSE;
1204 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
1205 hw->fc.low_water[i] = IXGBE_FC_LO;
1206 hw->fc.high_water[i] = IXGBE_FC_HI;
1208 hw->fc.send_xon = 1;
1210 /* Make sure we have a good EEPROM before we read from it */
1211 diag = ixgbe_validate_eeprom_checksum(hw, &csum);
1212 if (diag != IXGBE_SUCCESS) {
1213 PMD_INIT_LOG(ERR, "The EEPROM checksum is not valid: %d", diag);
1217 #ifdef RTE_LIBRTE_IXGBE_BYPASS
1218 diag = ixgbe_bypass_init_hw(hw);
1220 diag = ixgbe_init_hw(hw);
1221 #endif /* RTE_LIBRTE_IXGBE_BYPASS */
1224 * Devices with copper phys will fail to initialise if ixgbe_init_hw()
1225 * is called too soon after the kernel driver unbinding/binding occurs.
1226 * The failure occurs in ixgbe_identify_phy_generic() for all devices,
1227 * but for non-copper devies, ixgbe_identify_sfp_module_generic() is
1228 * also called. See ixgbe_identify_phy_82599(). The reason for the
1229 * failure is not known, and only occuts when virtualisation features
1230 * are disabled in the bios. A delay of 100ms was found to be enough by
1231 * trial-and-error, and is doubled to be safe.
1233 if (diag && (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper)) {
1235 diag = ixgbe_init_hw(hw);
1238 if (diag == IXGBE_ERR_SFP_NOT_PRESENT)
1239 diag = IXGBE_SUCCESS;
1241 if (diag == IXGBE_ERR_EEPROM_VERSION) {
1242 PMD_INIT_LOG(ERR, "This device is a pre-production adapter/"
1243 "LOM. Please be aware there may be issues associated "
1244 "with your hardware.");
1245 PMD_INIT_LOG(ERR, "If you are experiencing problems "
1246 "please contact your Intel or hardware representative "
1247 "who provided you with this hardware.");
1248 } else if (diag == IXGBE_ERR_SFP_NOT_SUPPORTED)
1249 PMD_INIT_LOG(ERR, "Unsupported SFP+ Module");
1251 PMD_INIT_LOG(ERR, "Hardware Initialization Failure: %d", diag);
1255 /* Reset the hw statistics */
1256 ixgbe_dev_stats_reset(eth_dev);
1258 /* disable interrupt */
1259 ixgbe_disable_intr(hw);
1261 /* reset mappings for queue statistics hw counters*/
1262 ixgbe_reset_qstat_mappings(hw);
1264 /* Allocate memory for storing MAC addresses */
1265 eth_dev->data->mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1266 hw->mac.num_rar_entries, 0);
1267 if (eth_dev->data->mac_addrs == NULL) {
1269 "Failed to allocate %u bytes needed to store "
1271 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1274 /* Copy the permanent MAC address */
1275 ether_addr_copy((struct ether_addr *) hw->mac.perm_addr,
1276 ð_dev->data->mac_addrs[0]);
1278 /* Allocate memory for storing hash filter MAC addresses */
1279 eth_dev->data->hash_mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1280 IXGBE_VMDQ_NUM_UC_MAC, 0);
1281 if (eth_dev->data->hash_mac_addrs == NULL) {
1283 "Failed to allocate %d bytes needed to store MAC addresses",
1284 ETHER_ADDR_LEN * IXGBE_VMDQ_NUM_UC_MAC);
1288 /* initialize the vfta */
1289 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1291 /* initialize the hw strip bitmap*/
1292 memset(hwstrip, 0, sizeof(*hwstrip));
1294 /* initialize PF if max_vfs not zero */
1295 ixgbe_pf_host_init(eth_dev);
1297 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
1298 /* let hardware know driver is loaded */
1299 ctrl_ext |= IXGBE_CTRL_EXT_DRV_LOAD;
1300 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
1301 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
1302 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
1303 IXGBE_WRITE_FLUSH(hw);
1305 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
1306 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d, SFP+: %d",
1307 (int) hw->mac.type, (int) hw->phy.type,
1308 (int) hw->phy.sfp_type);
1310 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d",
1311 (int) hw->mac.type, (int) hw->phy.type);
1313 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x",
1314 eth_dev->data->port_id, pci_dev->id.vendor_id,
1315 pci_dev->id.device_id);
1317 rte_intr_callback_register(intr_handle,
1318 ixgbe_dev_interrupt_handler, eth_dev);
1320 /* enable uio/vfio intr/eventfd mapping */
1321 rte_intr_enable(intr_handle);
1323 /* enable support intr */
1324 ixgbe_enable_intr(eth_dev);
1326 /* initialize filter info */
1327 memset(filter_info, 0,
1328 sizeof(struct ixgbe_filter_info));
1330 /* initialize 5tuple filter list */
1331 TAILQ_INIT(&filter_info->fivetuple_list);
1333 /* initialize flow director filter list & hash */
1334 ixgbe_fdir_filter_init(eth_dev);
1336 /* initialize l2 tunnel filter list & hash */
1337 ixgbe_l2_tn_filter_init(eth_dev);
1339 /* initialize flow filter lists */
1340 ixgbe_filterlist_init();
1342 /* initialize bandwidth configuration info */
1343 memset(bw_conf, 0, sizeof(struct ixgbe_bw_conf));
1345 /* initialize Traffic Manager configuration */
1346 ixgbe_tm_conf_init(eth_dev);
1352 eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev)
1354 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1355 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1356 struct ixgbe_hw *hw;
1358 PMD_INIT_FUNC_TRACE();
1360 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1363 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1365 if (hw->adapter_stopped == 0)
1366 ixgbe_dev_close(eth_dev);
1368 eth_dev->dev_ops = NULL;
1369 eth_dev->rx_pkt_burst = NULL;
1370 eth_dev->tx_pkt_burst = NULL;
1372 /* Unlock any pending hardware semaphore */
1373 ixgbe_swfw_lock_reset(hw);
1375 /* disable uio intr before callback unregister */
1376 rte_intr_disable(intr_handle);
1377 rte_intr_callback_unregister(intr_handle,
1378 ixgbe_dev_interrupt_handler, eth_dev);
1380 /* uninitialize PF if max_vfs not zero */
1381 ixgbe_pf_host_uninit(eth_dev);
1383 rte_free(eth_dev->data->mac_addrs);
1384 eth_dev->data->mac_addrs = NULL;
1386 rte_free(eth_dev->data->hash_mac_addrs);
1387 eth_dev->data->hash_mac_addrs = NULL;
1389 /* remove all the fdir filters & hash */
1390 ixgbe_fdir_filter_uninit(eth_dev);
1392 /* remove all the L2 tunnel filters & hash */
1393 ixgbe_l2_tn_filter_uninit(eth_dev);
1395 /* Remove all ntuple filters of the device */
1396 ixgbe_ntuple_filter_uninit(eth_dev);
1398 /* clear all the filters list */
1399 ixgbe_filterlist_flush();
1401 /* Remove all Traffic Manager configuration */
1402 ixgbe_tm_conf_uninit(eth_dev);
1407 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev)
1409 struct ixgbe_filter_info *filter_info =
1410 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1411 struct ixgbe_5tuple_filter *p_5tuple;
1413 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list))) {
1414 TAILQ_REMOVE(&filter_info->fivetuple_list,
1419 memset(filter_info->fivetuple_mask, 0,
1420 sizeof(uint32_t) * IXGBE_5TUPLE_ARRAY_SIZE);
1425 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev)
1427 struct ixgbe_hw_fdir_info *fdir_info =
1428 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1429 struct ixgbe_fdir_filter *fdir_filter;
1431 if (fdir_info->hash_map)
1432 rte_free(fdir_info->hash_map);
1433 if (fdir_info->hash_handle)
1434 rte_hash_free(fdir_info->hash_handle);
1436 while ((fdir_filter = TAILQ_FIRST(&fdir_info->fdir_list))) {
1437 TAILQ_REMOVE(&fdir_info->fdir_list,
1440 rte_free(fdir_filter);
1446 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev)
1448 struct ixgbe_l2_tn_info *l2_tn_info =
1449 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1450 struct ixgbe_l2_tn_filter *l2_tn_filter;
1452 if (l2_tn_info->hash_map)
1453 rte_free(l2_tn_info->hash_map);
1454 if (l2_tn_info->hash_handle)
1455 rte_hash_free(l2_tn_info->hash_handle);
1457 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
1458 TAILQ_REMOVE(&l2_tn_info->l2_tn_list,
1461 rte_free(l2_tn_filter);
1467 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev)
1469 struct ixgbe_hw_fdir_info *fdir_info =
1470 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1471 char fdir_hash_name[RTE_HASH_NAMESIZE];
1472 struct rte_hash_parameters fdir_hash_params = {
1473 .name = fdir_hash_name,
1474 .entries = IXGBE_MAX_FDIR_FILTER_NUM,
1475 .key_len = sizeof(union ixgbe_atr_input),
1476 .hash_func = rte_hash_crc,
1477 .hash_func_init_val = 0,
1478 .socket_id = rte_socket_id(),
1481 TAILQ_INIT(&fdir_info->fdir_list);
1482 snprintf(fdir_hash_name, RTE_HASH_NAMESIZE,
1483 "fdir_%s", eth_dev->device->name);
1484 fdir_info->hash_handle = rte_hash_create(&fdir_hash_params);
1485 if (!fdir_info->hash_handle) {
1486 PMD_INIT_LOG(ERR, "Failed to create fdir hash table!");
1489 fdir_info->hash_map = rte_zmalloc("ixgbe",
1490 sizeof(struct ixgbe_fdir_filter *) *
1491 IXGBE_MAX_FDIR_FILTER_NUM,
1493 if (!fdir_info->hash_map) {
1495 "Failed to allocate memory for fdir hash map!");
1498 fdir_info->mask_added = FALSE;
1503 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev)
1505 struct ixgbe_l2_tn_info *l2_tn_info =
1506 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1507 char l2_tn_hash_name[RTE_HASH_NAMESIZE];
1508 struct rte_hash_parameters l2_tn_hash_params = {
1509 .name = l2_tn_hash_name,
1510 .entries = IXGBE_MAX_L2_TN_FILTER_NUM,
1511 .key_len = sizeof(struct ixgbe_l2_tn_key),
1512 .hash_func = rte_hash_crc,
1513 .hash_func_init_val = 0,
1514 .socket_id = rte_socket_id(),
1517 TAILQ_INIT(&l2_tn_info->l2_tn_list);
1518 snprintf(l2_tn_hash_name, RTE_HASH_NAMESIZE,
1519 "l2_tn_%s", eth_dev->device->name);
1520 l2_tn_info->hash_handle = rte_hash_create(&l2_tn_hash_params);
1521 if (!l2_tn_info->hash_handle) {
1522 PMD_INIT_LOG(ERR, "Failed to create L2 TN hash table!");
1525 l2_tn_info->hash_map = rte_zmalloc("ixgbe",
1526 sizeof(struct ixgbe_l2_tn_filter *) *
1527 IXGBE_MAX_L2_TN_FILTER_NUM,
1529 if (!l2_tn_info->hash_map) {
1531 "Failed to allocate memory for L2 TN hash map!");
1534 l2_tn_info->e_tag_en = FALSE;
1535 l2_tn_info->e_tag_fwd_en = FALSE;
1536 l2_tn_info->e_tag_ether_type = DEFAULT_ETAG_ETYPE;
1541 * Negotiate mailbox API version with the PF.
1542 * After reset API version is always set to the basic one (ixgbe_mbox_api_10).
1543 * Then we try to negotiate starting with the most recent one.
1544 * If all negotiation attempts fail, then we will proceed with
1545 * the default one (ixgbe_mbox_api_10).
1548 ixgbevf_negotiate_api(struct ixgbe_hw *hw)
1552 /* start with highest supported, proceed down */
1553 static const enum ixgbe_pfvf_api_rev sup_ver[] = {
1560 i != RTE_DIM(sup_ver) &&
1561 ixgbevf_negotiate_api_version(hw, sup_ver[i]) != 0;
1567 generate_random_mac_addr(struct ether_addr *mac_addr)
1571 /* Set Organizationally Unique Identifier (OUI) prefix. */
1572 mac_addr->addr_bytes[0] = 0x00;
1573 mac_addr->addr_bytes[1] = 0x09;
1574 mac_addr->addr_bytes[2] = 0xC0;
1575 /* Force indication of locally assigned MAC address. */
1576 mac_addr->addr_bytes[0] |= ETHER_LOCAL_ADMIN_ADDR;
1577 /* Generate the last 3 bytes of the MAC address with a random number. */
1578 random = rte_rand();
1579 memcpy(&mac_addr->addr_bytes[3], &random, 3);
1583 * Virtual Function device init
1586 eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev)
1590 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1591 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1592 struct ixgbe_hw *hw =
1593 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1594 struct ixgbe_vfta *shadow_vfta =
1595 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1596 struct ixgbe_hwstrip *hwstrip =
1597 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1598 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
1600 PMD_INIT_FUNC_TRACE();
1602 eth_dev->dev_ops = &ixgbevf_eth_dev_ops;
1603 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1604 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1606 /* for secondary processes, we don't initialise any further as primary
1607 * has already done this work. Only check we don't need a different
1610 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1611 struct ixgbe_tx_queue *txq;
1612 /* TX queue function in primary, set by last queue initialized
1613 * Tx queue may not initialized by primary process
1615 if (eth_dev->data->tx_queues) {
1616 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues - 1];
1617 ixgbe_set_tx_function(eth_dev, txq);
1619 /* Use default TX function if we get here */
1620 PMD_INIT_LOG(NOTICE,
1621 "No TX queues configured yet. Using default TX function.");
1624 ixgbe_set_rx_function(eth_dev);
1629 rte_eth_copy_pci_info(eth_dev, pci_dev);
1630 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1632 hw->device_id = pci_dev->id.device_id;
1633 hw->vendor_id = pci_dev->id.vendor_id;
1634 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1636 /* initialize the vfta */
1637 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1639 /* initialize the hw strip bitmap*/
1640 memset(hwstrip, 0, sizeof(*hwstrip));
1642 /* Initialize the shared code (base driver) */
1643 diag = ixgbe_init_shared_code(hw);
1644 if (diag != IXGBE_SUCCESS) {
1645 PMD_INIT_LOG(ERR, "Shared code init failed for ixgbevf: %d", diag);
1649 /* init_mailbox_params */
1650 hw->mbx.ops.init_params(hw);
1652 /* Reset the hw statistics */
1653 ixgbevf_dev_stats_reset(eth_dev);
1655 /* Disable the interrupts for VF */
1656 ixgbevf_intr_disable(hw);
1658 hw->mac.num_rar_entries = 128; /* The MAX of the underlying PF */
1659 diag = hw->mac.ops.reset_hw(hw);
1662 * The VF reset operation returns the IXGBE_ERR_INVALID_MAC_ADDR when
1663 * the underlying PF driver has not assigned a MAC address to the VF.
1664 * In this case, assign a random MAC address.
1666 if ((diag != IXGBE_SUCCESS) && (diag != IXGBE_ERR_INVALID_MAC_ADDR)) {
1667 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1671 /* negotiate mailbox API version to use with the PF. */
1672 ixgbevf_negotiate_api(hw);
1674 /* Get Rx/Tx queue count via mailbox, which is ready after reset_hw */
1675 ixgbevf_get_queues(hw, &tcs, &tc);
1677 /* Allocate memory for storing MAC addresses */
1678 eth_dev->data->mac_addrs = rte_zmalloc("ixgbevf", ETHER_ADDR_LEN *
1679 hw->mac.num_rar_entries, 0);
1680 if (eth_dev->data->mac_addrs == NULL) {
1682 "Failed to allocate %u bytes needed to store "
1684 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1688 /* Generate a random MAC address, if none was assigned by PF. */
1689 if (is_zero_ether_addr(perm_addr)) {
1690 generate_random_mac_addr(perm_addr);
1691 diag = ixgbe_set_rar_vf(hw, 1, perm_addr->addr_bytes, 0, 1);
1693 rte_free(eth_dev->data->mac_addrs);
1694 eth_dev->data->mac_addrs = NULL;
1697 PMD_INIT_LOG(INFO, "\tVF MAC address not assigned by Host PF");
1698 PMD_INIT_LOG(INFO, "\tAssign randomly generated MAC address "
1699 "%02x:%02x:%02x:%02x:%02x:%02x",
1700 perm_addr->addr_bytes[0],
1701 perm_addr->addr_bytes[1],
1702 perm_addr->addr_bytes[2],
1703 perm_addr->addr_bytes[3],
1704 perm_addr->addr_bytes[4],
1705 perm_addr->addr_bytes[5]);
1708 /* Copy the permanent MAC address */
1709 ether_addr_copy(perm_addr, ð_dev->data->mac_addrs[0]);
1711 /* reset the hardware with the new settings */
1712 diag = hw->mac.ops.start_hw(hw);
1718 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1722 rte_intr_callback_register(intr_handle,
1723 ixgbevf_dev_interrupt_handler, eth_dev);
1724 rte_intr_enable(intr_handle);
1725 ixgbevf_intr_enable(hw);
1727 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x mac.type=%s",
1728 eth_dev->data->port_id, pci_dev->id.vendor_id,
1729 pci_dev->id.device_id, "ixgbe_mac_82599_vf");
1734 /* Virtual Function device uninit */
1737 eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev)
1739 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1740 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1741 struct ixgbe_hw *hw;
1743 PMD_INIT_FUNC_TRACE();
1745 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1748 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1750 if (hw->adapter_stopped == 0)
1751 ixgbevf_dev_close(eth_dev);
1753 eth_dev->dev_ops = NULL;
1754 eth_dev->rx_pkt_burst = NULL;
1755 eth_dev->tx_pkt_burst = NULL;
1757 /* Disable the interrupts for VF */
1758 ixgbevf_intr_disable(hw);
1760 rte_free(eth_dev->data->mac_addrs);
1761 eth_dev->data->mac_addrs = NULL;
1763 rte_intr_disable(intr_handle);
1764 rte_intr_callback_unregister(intr_handle,
1765 ixgbevf_dev_interrupt_handler, eth_dev);
1770 static int eth_ixgbe_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1771 struct rte_pci_device *pci_dev)
1773 return rte_eth_dev_pci_generic_probe(pci_dev,
1774 sizeof(struct ixgbe_adapter), eth_ixgbe_dev_init);
1777 static int eth_ixgbe_pci_remove(struct rte_pci_device *pci_dev)
1779 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbe_dev_uninit);
1782 static struct rte_pci_driver rte_ixgbe_pmd = {
1783 .id_table = pci_id_ixgbe_map,
1784 .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
1785 .probe = eth_ixgbe_pci_probe,
1786 .remove = eth_ixgbe_pci_remove,
1789 static int eth_ixgbevf_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1790 struct rte_pci_device *pci_dev)
1792 return rte_eth_dev_pci_generic_probe(pci_dev,
1793 sizeof(struct ixgbe_adapter), eth_ixgbevf_dev_init);
1796 static int eth_ixgbevf_pci_remove(struct rte_pci_device *pci_dev)
1798 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbevf_dev_uninit);
1802 * virtual function driver struct
1804 static struct rte_pci_driver rte_ixgbevf_pmd = {
1805 .id_table = pci_id_ixgbevf_map,
1806 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
1807 .probe = eth_ixgbevf_pci_probe,
1808 .remove = eth_ixgbevf_pci_remove,
1812 ixgbe_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
1814 struct ixgbe_hw *hw =
1815 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1816 struct ixgbe_vfta *shadow_vfta =
1817 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1822 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
1823 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
1824 vfta = IXGBE_READ_REG(hw, IXGBE_VFTA(vid_idx));
1829 IXGBE_WRITE_REG(hw, IXGBE_VFTA(vid_idx), vfta);
1831 /* update local VFTA copy */
1832 shadow_vfta->vfta[vid_idx] = vfta;
1838 ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
1841 ixgbe_vlan_hw_strip_enable(dev, queue);
1843 ixgbe_vlan_hw_strip_disable(dev, queue);
1847 ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
1848 enum rte_vlan_type vlan_type,
1851 struct ixgbe_hw *hw =
1852 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1857 qinq = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1858 qinq &= IXGBE_DMATXCTL_GDV;
1860 switch (vlan_type) {
1861 case ETH_VLAN_TYPE_INNER:
1863 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1864 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1865 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1866 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1867 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1868 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1869 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1872 PMD_DRV_LOG(ERR, "Inner type is not supported"
1876 case ETH_VLAN_TYPE_OUTER:
1878 /* Only the high 16-bits is valid */
1879 IXGBE_WRITE_REG(hw, IXGBE_EXVET, (uint32_t)tpid <<
1880 IXGBE_EXVET_VET_EXT_SHIFT);
1882 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1883 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1884 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1885 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1886 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1887 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1888 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1894 PMD_DRV_LOG(ERR, "Unsupported VLAN type %d", vlan_type);
1902 ixgbe_vlan_hw_filter_disable(struct rte_eth_dev *dev)
1904 struct ixgbe_hw *hw =
1905 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1908 PMD_INIT_FUNC_TRACE();
1910 /* Filter Table Disable */
1911 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1912 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
1914 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1918 ixgbe_vlan_hw_filter_enable(struct rte_eth_dev *dev)
1920 struct ixgbe_hw *hw =
1921 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1922 struct ixgbe_vfta *shadow_vfta =
1923 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1927 PMD_INIT_FUNC_TRACE();
1929 /* Filter Table Enable */
1930 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1931 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
1932 vlnctrl |= IXGBE_VLNCTRL_VFE;
1934 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1936 /* write whatever is in local vfta copy */
1937 for (i = 0; i < IXGBE_VFTA_SIZE; i++)
1938 IXGBE_WRITE_REG(hw, IXGBE_VFTA(i), shadow_vfta->vfta[i]);
1942 ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev, uint16_t queue, bool on)
1944 struct ixgbe_hwstrip *hwstrip =
1945 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(dev->data->dev_private);
1946 struct ixgbe_rx_queue *rxq;
1948 if (queue >= IXGBE_MAX_RX_QUEUE_NUM)
1952 IXGBE_SET_HWSTRIP(hwstrip, queue);
1954 IXGBE_CLEAR_HWSTRIP(hwstrip, queue);
1956 if (queue >= dev->data->nb_rx_queues)
1959 rxq = dev->data->rx_queues[queue];
1962 rxq->vlan_flags = PKT_RX_VLAN_PKT | PKT_RX_VLAN_STRIPPED;
1964 rxq->vlan_flags = PKT_RX_VLAN_PKT;
1968 ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue)
1970 struct ixgbe_hw *hw =
1971 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1974 PMD_INIT_FUNC_TRACE();
1976 if (hw->mac.type == ixgbe_mac_82598EB) {
1977 /* No queue level support */
1978 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
1982 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
1983 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
1984 ctrl &= ~IXGBE_RXDCTL_VME;
1985 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
1987 /* record those setting for HW strip per queue */
1988 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 0);
1992 ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue)
1994 struct ixgbe_hw *hw =
1995 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1998 PMD_INIT_FUNC_TRACE();
2000 if (hw->mac.type == ixgbe_mac_82598EB) {
2001 /* No queue level supported */
2002 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
2006 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2007 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
2008 ctrl |= IXGBE_RXDCTL_VME;
2009 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
2011 /* record those setting for HW strip per queue */
2012 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 1);
2016 ixgbe_vlan_hw_strip_disable_all(struct rte_eth_dev *dev)
2018 struct ixgbe_hw *hw =
2019 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2022 struct ixgbe_rx_queue *rxq;
2024 PMD_INIT_FUNC_TRACE();
2026 if (hw->mac.type == ixgbe_mac_82598EB) {
2027 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2028 ctrl &= ~IXGBE_VLNCTRL_VME;
2029 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2031 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2032 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2033 rxq = dev->data->rx_queues[i];
2034 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2035 ctrl &= ~IXGBE_RXDCTL_VME;
2036 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2038 /* record those setting for HW strip per queue */
2039 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 0);
2045 ixgbe_vlan_hw_strip_enable_all(struct rte_eth_dev *dev)
2047 struct ixgbe_hw *hw =
2048 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2051 struct ixgbe_rx_queue *rxq;
2053 PMD_INIT_FUNC_TRACE();
2055 if (hw->mac.type == ixgbe_mac_82598EB) {
2056 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2057 ctrl |= IXGBE_VLNCTRL_VME;
2058 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2060 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2061 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2062 rxq = dev->data->rx_queues[i];
2063 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2064 ctrl |= IXGBE_RXDCTL_VME;
2065 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2067 /* record those setting for HW strip per queue */
2068 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 1);
2074 ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev)
2076 struct ixgbe_hw *hw =
2077 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2080 PMD_INIT_FUNC_TRACE();
2082 /* DMATXCTRL: Geric Double VLAN Disable */
2083 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2084 ctrl &= ~IXGBE_DMATXCTL_GDV;
2085 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2087 /* CTRL_EXT: Global Double VLAN Disable */
2088 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2089 ctrl &= ~IXGBE_EXTENDED_VLAN;
2090 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2095 ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev)
2097 struct ixgbe_hw *hw =
2098 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2101 PMD_INIT_FUNC_TRACE();
2103 /* DMATXCTRL: Geric Double VLAN Enable */
2104 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2105 ctrl |= IXGBE_DMATXCTL_GDV;
2106 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2108 /* CTRL_EXT: Global Double VLAN Enable */
2109 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2110 ctrl |= IXGBE_EXTENDED_VLAN;
2111 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2113 /* Clear pooling mode of PFVTCTL. It's required by X550. */
2114 if (hw->mac.type == ixgbe_mac_X550 ||
2115 hw->mac.type == ixgbe_mac_X550EM_x ||
2116 hw->mac.type == ixgbe_mac_X550EM_a) {
2117 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2118 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
2119 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
2123 * VET EXT field in the EXVET register = 0x8100 by default
2124 * So no need to change. Same to VT field of DMATXCTL register
2129 ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask)
2131 if (mask & ETH_VLAN_STRIP_MASK) {
2132 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
2133 ixgbe_vlan_hw_strip_enable_all(dev);
2135 ixgbe_vlan_hw_strip_disable_all(dev);
2138 if (mask & ETH_VLAN_FILTER_MASK) {
2139 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
2140 ixgbe_vlan_hw_filter_enable(dev);
2142 ixgbe_vlan_hw_filter_disable(dev);
2145 if (mask & ETH_VLAN_EXTEND_MASK) {
2146 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
2147 ixgbe_vlan_hw_extend_enable(dev);
2149 ixgbe_vlan_hw_extend_disable(dev);
2154 ixgbe_vmdq_vlan_hw_filter_enable(struct rte_eth_dev *dev)
2156 struct ixgbe_hw *hw =
2157 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2158 /* VLNCTRL: enable vlan filtering and allow all vlan tags through */
2159 uint32_t vlanctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2161 vlanctrl |= IXGBE_VLNCTRL_VFE; /* enable vlan filters */
2162 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlanctrl);
2166 ixgbe_check_vf_rss_rxq_num(struct rte_eth_dev *dev, uint16_t nb_rx_q)
2168 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2173 RTE_ETH_DEV_SRIOV(dev).active = ETH_64_POOLS;
2176 RTE_ETH_DEV_SRIOV(dev).active = ETH_32_POOLS;
2182 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = nb_rx_q;
2183 RTE_ETH_DEV_SRIOV(dev).def_pool_q_idx = pci_dev->max_vfs * nb_rx_q;
2189 ixgbe_check_mq_mode(struct rte_eth_dev *dev)
2191 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
2192 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2193 uint16_t nb_rx_q = dev->data->nb_rx_queues;
2194 uint16_t nb_tx_q = dev->data->nb_tx_queues;
2196 if (RTE_ETH_DEV_SRIOV(dev).active != 0) {
2197 /* check multi-queue mode */
2198 switch (dev_conf->rxmode.mq_mode) {
2199 case ETH_MQ_RX_VMDQ_DCB:
2200 PMD_INIT_LOG(INFO, "ETH_MQ_RX_VMDQ_DCB mode supported in SRIOV");
2202 case ETH_MQ_RX_VMDQ_DCB_RSS:
2203 /* DCB/RSS VMDQ in SRIOV mode, not implement yet */
2204 PMD_INIT_LOG(ERR, "SRIOV active,"
2205 " unsupported mq_mode rx %d.",
2206 dev_conf->rxmode.mq_mode);
2209 case ETH_MQ_RX_VMDQ_RSS:
2210 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_RSS;
2211 if (nb_rx_q <= RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)
2212 if (ixgbe_check_vf_rss_rxq_num(dev, nb_rx_q)) {
2213 PMD_INIT_LOG(ERR, "SRIOV is active,"
2214 " invalid queue number"
2215 " for VMDQ RSS, allowed"
2216 " value are 1, 2 or 4.");
2220 case ETH_MQ_RX_VMDQ_ONLY:
2221 case ETH_MQ_RX_NONE:
2222 /* if nothing mq mode configure, use default scheme */
2223 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_ONLY;
2224 if (RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool > 1)
2225 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = 1;
2227 default: /* ETH_MQ_RX_DCB, ETH_MQ_RX_DCB_RSS or ETH_MQ_TX_DCB*/
2228 /* SRIOV only works in VMDq enable mode */
2229 PMD_INIT_LOG(ERR, "SRIOV is active,"
2230 " wrong mq_mode rx %d.",
2231 dev_conf->rxmode.mq_mode);
2235 switch (dev_conf->txmode.mq_mode) {
2236 case ETH_MQ_TX_VMDQ_DCB:
2237 PMD_INIT_LOG(INFO, "ETH_MQ_TX_VMDQ_DCB mode supported in SRIOV");
2238 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_DCB;
2240 default: /* ETH_MQ_TX_VMDQ_ONLY or ETH_MQ_TX_NONE */
2241 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_ONLY;
2245 /* check valid queue number */
2246 if ((nb_rx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool) ||
2247 (nb_tx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)) {
2248 PMD_INIT_LOG(ERR, "SRIOV is active,"
2249 " nb_rx_q=%d nb_tx_q=%d queue number"
2250 " must be less than or equal to %d.",
2252 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool);
2256 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB_RSS) {
2257 PMD_INIT_LOG(ERR, "VMDQ+DCB+RSS mq_mode is"
2261 /* check configuration for vmdb+dcb mode */
2262 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB) {
2263 const struct rte_eth_vmdq_dcb_conf *conf;
2265 if (nb_rx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2266 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_rx_q != %d.",
2267 IXGBE_VMDQ_DCB_NB_QUEUES);
2270 conf = &dev_conf->rx_adv_conf.vmdq_dcb_conf;
2271 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2272 conf->nb_queue_pools == ETH_32_POOLS)) {
2273 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2274 " nb_queue_pools must be %d or %d.",
2275 ETH_16_POOLS, ETH_32_POOLS);
2279 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_VMDQ_DCB) {
2280 const struct rte_eth_vmdq_dcb_tx_conf *conf;
2282 if (nb_tx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2283 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_tx_q != %d",
2284 IXGBE_VMDQ_DCB_NB_QUEUES);
2287 conf = &dev_conf->tx_adv_conf.vmdq_dcb_tx_conf;
2288 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2289 conf->nb_queue_pools == ETH_32_POOLS)) {
2290 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2291 " nb_queue_pools != %d and"
2292 " nb_queue_pools != %d.",
2293 ETH_16_POOLS, ETH_32_POOLS);
2298 /* For DCB mode check our configuration before we go further */
2299 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_DCB) {
2300 const struct rte_eth_dcb_rx_conf *conf;
2302 if (nb_rx_q != IXGBE_DCB_NB_QUEUES) {
2303 PMD_INIT_LOG(ERR, "DCB selected, nb_rx_q != %d.",
2304 IXGBE_DCB_NB_QUEUES);
2307 conf = &dev_conf->rx_adv_conf.dcb_rx_conf;
2308 if (!(conf->nb_tcs == ETH_4_TCS ||
2309 conf->nb_tcs == ETH_8_TCS)) {
2310 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2311 " and nb_tcs != %d.",
2312 ETH_4_TCS, ETH_8_TCS);
2317 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_DCB) {
2318 const struct rte_eth_dcb_tx_conf *conf;
2320 if (nb_tx_q != IXGBE_DCB_NB_QUEUES) {
2321 PMD_INIT_LOG(ERR, "DCB, nb_tx_q != %d.",
2322 IXGBE_DCB_NB_QUEUES);
2325 conf = &dev_conf->tx_adv_conf.dcb_tx_conf;
2326 if (!(conf->nb_tcs == ETH_4_TCS ||
2327 conf->nb_tcs == ETH_8_TCS)) {
2328 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2329 " and nb_tcs != %d.",
2330 ETH_4_TCS, ETH_8_TCS);
2336 * When DCB/VT is off, maximum number of queues changes,
2337 * except for 82598EB, which remains constant.
2339 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
2340 hw->mac.type != ixgbe_mac_82598EB) {
2341 if (nb_tx_q > IXGBE_NONE_MODE_TX_NB_QUEUES) {
2343 "Neither VT nor DCB are enabled, "
2345 IXGBE_NONE_MODE_TX_NB_QUEUES);
2354 ixgbe_dev_configure(struct rte_eth_dev *dev)
2356 struct ixgbe_interrupt *intr =
2357 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2358 struct ixgbe_adapter *adapter =
2359 (struct ixgbe_adapter *)dev->data->dev_private;
2362 PMD_INIT_FUNC_TRACE();
2363 /* multipe queue mode checking */
2364 ret = ixgbe_check_mq_mode(dev);
2366 PMD_DRV_LOG(ERR, "ixgbe_check_mq_mode fails with %d.",
2371 /* set flag to update link status after init */
2372 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2375 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
2376 * allocation or vector Rx preconditions we will reset it.
2378 adapter->rx_bulk_alloc_allowed = true;
2379 adapter->rx_vec_allowed = true;
2385 ixgbe_dev_phy_intr_setup(struct rte_eth_dev *dev)
2387 struct ixgbe_hw *hw =
2388 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2389 struct ixgbe_interrupt *intr =
2390 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2393 /* only set up it on X550EM_X */
2394 if (hw->mac.type == ixgbe_mac_X550EM_x) {
2395 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
2396 gpie |= IXGBE_SDP0_GPIEN_X550EM_x;
2397 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
2398 if (hw->phy.type == ixgbe_phy_x550em_ext_t)
2399 intr->mask |= IXGBE_EICR_GPI_SDP0_X550EM_x;
2404 ixgbe_set_vf_rate_limit(struct rte_eth_dev *dev, uint16_t vf,
2405 uint16_t tx_rate, uint64_t q_msk)
2407 struct ixgbe_hw *hw;
2408 struct ixgbe_vf_info *vfinfo;
2409 struct rte_eth_link link;
2410 uint8_t nb_q_per_pool;
2411 uint32_t queue_stride;
2412 uint32_t queue_idx, idx = 0, vf_idx;
2414 uint16_t total_rate = 0;
2415 struct rte_pci_device *pci_dev;
2417 pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2418 rte_eth_link_get_nowait(dev->data->port_id, &link);
2420 if (vf >= pci_dev->max_vfs)
2423 if (tx_rate > link.link_speed)
2429 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2430 vfinfo = *(IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private));
2431 nb_q_per_pool = RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool;
2432 queue_stride = IXGBE_MAX_RX_QUEUE_NUM / RTE_ETH_DEV_SRIOV(dev).active;
2433 queue_idx = vf * queue_stride;
2434 queue_end = queue_idx + nb_q_per_pool - 1;
2435 if (queue_end >= hw->mac.max_tx_queues)
2439 for (vf_idx = 0; vf_idx < pci_dev->max_vfs; vf_idx++) {
2442 for (idx = 0; idx < RTE_DIM(vfinfo[vf_idx].tx_rate);
2444 total_rate += vfinfo[vf_idx].tx_rate[idx];
2450 /* Store tx_rate for this vf. */
2451 for (idx = 0; idx < nb_q_per_pool; idx++) {
2452 if (((uint64_t)0x1 << idx) & q_msk) {
2453 if (vfinfo[vf].tx_rate[idx] != tx_rate)
2454 vfinfo[vf].tx_rate[idx] = tx_rate;
2455 total_rate += tx_rate;
2459 if (total_rate > dev->data->dev_link.link_speed) {
2460 /* Reset stored TX rate of the VF if it causes exceed
2463 memset(vfinfo[vf].tx_rate, 0, sizeof(vfinfo[vf].tx_rate));
2467 /* Set RTTBCNRC of each queue/pool for vf X */
2468 for (; queue_idx <= queue_end; queue_idx++) {
2470 ixgbe_set_queue_rate_limit(dev, queue_idx, tx_rate);
2478 * Configure device link speed and setup link.
2479 * It returns 0 on success.
2482 ixgbe_dev_start(struct rte_eth_dev *dev)
2484 struct ixgbe_hw *hw =
2485 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2486 struct ixgbe_vf_info *vfinfo =
2487 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2488 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2489 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2490 uint32_t intr_vector = 0;
2491 int err, link_up = 0, negotiate = 0;
2496 uint32_t *link_speeds;
2497 struct ixgbe_tm_conf *tm_conf =
2498 IXGBE_DEV_PRIVATE_TO_TM_CONF(dev->data->dev_private);
2500 PMD_INIT_FUNC_TRACE();
2502 /* IXGBE devices don't support:
2503 * - half duplex (checked afterwards for valid speeds)
2504 * - fixed speed: TODO implement
2506 if (dev->data->dev_conf.link_speeds & ETH_LINK_SPEED_FIXED) {
2508 "Invalid link_speeds for port %u, fix speed not supported",
2509 dev->data->port_id);
2513 /* disable uio/vfio intr/eventfd mapping */
2514 rte_intr_disable(intr_handle);
2517 hw->adapter_stopped = 0;
2518 ixgbe_stop_adapter(hw);
2520 /* reinitialize adapter
2521 * this calls reset and start
2523 status = ixgbe_pf_reset_hw(hw);
2526 hw->mac.ops.start_hw(hw);
2527 hw->mac.get_link_status = true;
2529 /* configure PF module if SRIOV enabled */
2530 ixgbe_pf_host_configure(dev);
2532 ixgbe_dev_phy_intr_setup(dev);
2534 /* check and configure queue intr-vector mapping */
2535 if ((rte_intr_cap_multiple(intr_handle) ||
2536 !RTE_ETH_DEV_SRIOV(dev).active) &&
2537 dev->data->dev_conf.intr_conf.rxq != 0) {
2538 intr_vector = dev->data->nb_rx_queues;
2539 if (intr_vector > IXGBE_MAX_INTR_QUEUE_NUM) {
2540 PMD_INIT_LOG(ERR, "At most %d intr queues supported",
2541 IXGBE_MAX_INTR_QUEUE_NUM);
2544 if (rte_intr_efd_enable(intr_handle, intr_vector))
2548 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
2549 intr_handle->intr_vec =
2550 rte_zmalloc("intr_vec",
2551 dev->data->nb_rx_queues * sizeof(int), 0);
2552 if (intr_handle->intr_vec == NULL) {
2553 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
2554 " intr_vec", dev->data->nb_rx_queues);
2559 /* confiugre msix for sleep until rx interrupt */
2560 ixgbe_configure_msix(dev);
2562 /* initialize transmission unit */
2563 ixgbe_dev_tx_init(dev);
2565 /* This can fail when allocating mbufs for descriptor rings */
2566 err = ixgbe_dev_rx_init(dev);
2568 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware");
2572 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
2573 ETH_VLAN_EXTEND_MASK;
2574 ixgbe_vlan_offload_set(dev, mask);
2576 if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_VMDQ_ONLY) {
2577 /* Enable vlan filtering for VMDq */
2578 ixgbe_vmdq_vlan_hw_filter_enable(dev);
2581 /* Configure DCB hw */
2582 ixgbe_configure_dcb(dev);
2584 if (dev->data->dev_conf.fdir_conf.mode != RTE_FDIR_MODE_NONE) {
2585 err = ixgbe_fdir_configure(dev);
2590 /* Restore vf rate limit */
2591 if (vfinfo != NULL) {
2592 for (vf = 0; vf < pci_dev->max_vfs; vf++)
2593 for (idx = 0; idx < IXGBE_MAX_QUEUE_NUM_PER_VF; idx++)
2594 if (vfinfo[vf].tx_rate[idx] != 0)
2595 ixgbe_set_vf_rate_limit(
2597 vfinfo[vf].tx_rate[idx],
2601 ixgbe_restore_statistics_mapping(dev);
2603 err = ixgbe_dev_rxtx_start(dev);
2605 PMD_INIT_LOG(ERR, "Unable to start rxtx queues");
2609 /* Skip link setup if loopback mode is enabled for 82599. */
2610 if (hw->mac.type == ixgbe_mac_82599EB &&
2611 dev->data->dev_conf.lpbk_mode == IXGBE_LPBK_82599_TX_RX)
2612 goto skip_link_setup;
2614 if (ixgbe_is_sfp(hw) && hw->phy.multispeed_fiber) {
2615 err = hw->mac.ops.setup_sfp(hw);
2620 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2621 /* Turn on the copper */
2622 ixgbe_set_phy_power(hw, true);
2624 /* Turn on the laser */
2625 ixgbe_enable_tx_laser(hw);
2628 err = ixgbe_check_link(hw, &speed, &link_up, 0);
2631 dev->data->dev_link.link_status = link_up;
2633 err = ixgbe_get_link_capabilities(hw, &speed, &negotiate);
2637 link_speeds = &dev->data->dev_conf.link_speeds;
2638 if (*link_speeds & ~(ETH_LINK_SPEED_100M | ETH_LINK_SPEED_1G |
2639 ETH_LINK_SPEED_10G)) {
2640 PMD_INIT_LOG(ERR, "Invalid link setting");
2645 if (*link_speeds == ETH_LINK_SPEED_AUTONEG) {
2646 switch (hw->mac.type) {
2647 case ixgbe_mac_82598EB:
2648 speed = IXGBE_LINK_SPEED_82598_AUTONEG;
2650 case ixgbe_mac_82599EB:
2651 case ixgbe_mac_X540:
2652 speed = IXGBE_LINK_SPEED_82599_AUTONEG;
2654 case ixgbe_mac_X550:
2655 case ixgbe_mac_X550EM_x:
2656 case ixgbe_mac_X550EM_a:
2657 speed = IXGBE_LINK_SPEED_X550_AUTONEG;
2660 speed = IXGBE_LINK_SPEED_82599_AUTONEG;
2663 if (*link_speeds & ETH_LINK_SPEED_10G)
2664 speed |= IXGBE_LINK_SPEED_10GB_FULL;
2665 if (*link_speeds & ETH_LINK_SPEED_1G)
2666 speed |= IXGBE_LINK_SPEED_1GB_FULL;
2667 if (*link_speeds & ETH_LINK_SPEED_100M)
2668 speed |= IXGBE_LINK_SPEED_100_FULL;
2671 err = ixgbe_setup_link(hw, speed, link_up);
2677 if (rte_intr_allow_others(intr_handle)) {
2678 /* check if lsc interrupt is enabled */
2679 if (dev->data->dev_conf.intr_conf.lsc != 0)
2680 ixgbe_dev_lsc_interrupt_setup(dev, TRUE);
2682 ixgbe_dev_lsc_interrupt_setup(dev, FALSE);
2683 ixgbe_dev_macsec_interrupt_setup(dev);
2685 rte_intr_callback_unregister(intr_handle,
2686 ixgbe_dev_interrupt_handler, dev);
2687 if (dev->data->dev_conf.intr_conf.lsc != 0)
2688 PMD_INIT_LOG(INFO, "lsc won't enable because of"
2689 " no intr multiplex");
2692 /* check if rxq interrupt is enabled */
2693 if (dev->data->dev_conf.intr_conf.rxq != 0 &&
2694 rte_intr_dp_is_en(intr_handle))
2695 ixgbe_dev_rxq_interrupt_setup(dev);
2697 /* enable uio/vfio intr/eventfd mapping */
2698 rte_intr_enable(intr_handle);
2700 /* resume enabled intr since hw reset */
2701 ixgbe_enable_intr(dev);
2702 ixgbe_l2_tunnel_conf(dev);
2703 ixgbe_filter_restore(dev);
2705 if (tm_conf->root && !tm_conf->committed)
2706 PMD_DRV_LOG(WARNING,
2707 "please call hierarchy_commit() "
2708 "before starting the port");
2713 PMD_INIT_LOG(ERR, "failure in ixgbe_dev_start(): %d", err);
2714 ixgbe_dev_clear_queues(dev);
2719 * Stop device: disable rx and tx functions to allow for reconfiguring.
2722 ixgbe_dev_stop(struct rte_eth_dev *dev)
2724 struct rte_eth_link link;
2725 struct ixgbe_hw *hw =
2726 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2727 struct ixgbe_vf_info *vfinfo =
2728 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2729 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2730 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2732 struct ixgbe_tm_conf *tm_conf =
2733 IXGBE_DEV_PRIVATE_TO_TM_CONF(dev->data->dev_private);
2735 PMD_INIT_FUNC_TRACE();
2737 /* disable interrupts */
2738 ixgbe_disable_intr(hw);
2741 ixgbe_pf_reset_hw(hw);
2742 hw->adapter_stopped = 0;
2745 ixgbe_stop_adapter(hw);
2747 for (vf = 0; vfinfo != NULL && vf < pci_dev->max_vfs; vf++)
2748 vfinfo[vf].clear_to_send = false;
2750 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2751 /* Turn off the copper */
2752 ixgbe_set_phy_power(hw, false);
2754 /* Turn off the laser */
2755 ixgbe_disable_tx_laser(hw);
2758 ixgbe_dev_clear_queues(dev);
2760 /* Clear stored conf */
2761 dev->data->scattered_rx = 0;
2764 /* Clear recorded link status */
2765 memset(&link, 0, sizeof(link));
2766 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
2768 if (!rte_intr_allow_others(intr_handle))
2769 /* resume to the default handler */
2770 rte_intr_callback_register(intr_handle,
2771 ixgbe_dev_interrupt_handler,
2774 /* Clean datapath event and queue/vec mapping */
2775 rte_intr_efd_disable(intr_handle);
2776 if (intr_handle->intr_vec != NULL) {
2777 rte_free(intr_handle->intr_vec);
2778 intr_handle->intr_vec = NULL;
2781 /* reset hierarchy commit */
2782 tm_conf->committed = false;
2786 * Set device link up: enable tx.
2789 ixgbe_dev_set_link_up(struct rte_eth_dev *dev)
2791 struct ixgbe_hw *hw =
2792 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2793 if (hw->mac.type == ixgbe_mac_82599EB) {
2794 #ifdef RTE_LIBRTE_IXGBE_BYPASS
2795 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2796 /* Not suported in bypass mode */
2797 PMD_INIT_LOG(ERR, "Set link up is not supported "
2798 "by device id 0x%x", hw->device_id);
2804 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2805 /* Turn on the copper */
2806 ixgbe_set_phy_power(hw, true);
2808 /* Turn on the laser */
2809 ixgbe_enable_tx_laser(hw);
2816 * Set device link down: disable tx.
2819 ixgbe_dev_set_link_down(struct rte_eth_dev *dev)
2821 struct ixgbe_hw *hw =
2822 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2823 if (hw->mac.type == ixgbe_mac_82599EB) {
2824 #ifdef RTE_LIBRTE_IXGBE_BYPASS
2825 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2826 /* Not suported in bypass mode */
2827 PMD_INIT_LOG(ERR, "Set link down is not supported "
2828 "by device id 0x%x", hw->device_id);
2834 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2835 /* Turn off the copper */
2836 ixgbe_set_phy_power(hw, false);
2838 /* Turn off the laser */
2839 ixgbe_disable_tx_laser(hw);
2846 * Reset and stop device.
2849 ixgbe_dev_close(struct rte_eth_dev *dev)
2851 struct ixgbe_hw *hw =
2852 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2854 PMD_INIT_FUNC_TRACE();
2856 ixgbe_pf_reset_hw(hw);
2858 ixgbe_dev_stop(dev);
2859 hw->adapter_stopped = 1;
2861 ixgbe_dev_free_queues(dev);
2863 ixgbe_disable_pcie_master(hw);
2865 /* reprogram the RAR[0] in case user changed it. */
2866 ixgbe_set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV);
2873 ixgbe_dev_reset(struct rte_eth_dev *dev)
2877 /* When a DPDK PMD PF begin to reset PF port, it should notify all
2878 * its VF to make them align with it. The detailed notification
2879 * mechanism is PMD specific. As to ixgbe PF, it is rather complex.
2880 * To avoid unexpected behavior in VF, currently reset of PF with
2881 * SR-IOV activation is not supported. It might be supported later.
2883 if (dev->data->sriov.active)
2886 ret = eth_ixgbe_dev_uninit(dev);
2890 ret = eth_ixgbe_dev_init(dev);
2896 ixgbe_read_stats_registers(struct ixgbe_hw *hw,
2897 struct ixgbe_hw_stats *hw_stats,
2898 struct ixgbe_macsec_stats *macsec_stats,
2899 uint64_t *total_missed_rx, uint64_t *total_qbrc,
2900 uint64_t *total_qprc, uint64_t *total_qprdc)
2902 uint32_t bprc, lxon, lxoff, total;
2903 uint32_t delta_gprc = 0;
2905 /* Workaround for RX byte count not including CRC bytes when CRC
2906 * strip is enabled. CRC bytes are removed from counters when crc_strip
2909 int crc_strip = (IXGBE_READ_REG(hw, IXGBE_HLREG0) &
2910 IXGBE_HLREG0_RXCRCSTRP);
2912 hw_stats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
2913 hw_stats->illerrc += IXGBE_READ_REG(hw, IXGBE_ILLERRC);
2914 hw_stats->errbc += IXGBE_READ_REG(hw, IXGBE_ERRBC);
2915 hw_stats->mspdc += IXGBE_READ_REG(hw, IXGBE_MSPDC);
2917 for (i = 0; i < 8; i++) {
2918 uint32_t mp = IXGBE_READ_REG(hw, IXGBE_MPC(i));
2920 /* global total per queue */
2921 hw_stats->mpc[i] += mp;
2922 /* Running comprehensive total for stats display */
2923 *total_missed_rx += hw_stats->mpc[i];
2924 if (hw->mac.type == ixgbe_mac_82598EB) {
2925 hw_stats->rnbc[i] +=
2926 IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2927 hw_stats->pxonrxc[i] +=
2928 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
2929 hw_stats->pxoffrxc[i] +=
2930 IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
2932 hw_stats->pxonrxc[i] +=
2933 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
2934 hw_stats->pxoffrxc[i] +=
2935 IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
2936 hw_stats->pxon2offc[i] +=
2937 IXGBE_READ_REG(hw, IXGBE_PXON2OFFCNT(i));
2939 hw_stats->pxontxc[i] +=
2940 IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
2941 hw_stats->pxofftxc[i] +=
2942 IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
2944 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
2945 uint32_t delta_qprc = IXGBE_READ_REG(hw, IXGBE_QPRC(i));
2946 uint32_t delta_qptc = IXGBE_READ_REG(hw, IXGBE_QPTC(i));
2947 uint32_t delta_qprdc = IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
2949 delta_gprc += delta_qprc;
2951 hw_stats->qprc[i] += delta_qprc;
2952 hw_stats->qptc[i] += delta_qptc;
2954 hw_stats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
2955 hw_stats->qbrc[i] +=
2956 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)) << 32);
2958 hw_stats->qbrc[i] -= delta_qprc * ETHER_CRC_LEN;
2960 hw_stats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
2961 hw_stats->qbtc[i] +=
2962 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)) << 32);
2964 hw_stats->qprdc[i] += delta_qprdc;
2965 *total_qprdc += hw_stats->qprdc[i];
2967 *total_qprc += hw_stats->qprc[i];
2968 *total_qbrc += hw_stats->qbrc[i];
2970 hw_stats->mlfc += IXGBE_READ_REG(hw, IXGBE_MLFC);
2971 hw_stats->mrfc += IXGBE_READ_REG(hw, IXGBE_MRFC);
2972 hw_stats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
2975 * An errata states that gprc actually counts good + missed packets:
2976 * Workaround to set gprc to summated queue packet receives
2978 hw_stats->gprc = *total_qprc;
2980 if (hw->mac.type != ixgbe_mac_82598EB) {
2981 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
2982 hw_stats->gorc += ((u64)IXGBE_READ_REG(hw, IXGBE_GORCH) << 32);
2983 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
2984 hw_stats->gotc += ((u64)IXGBE_READ_REG(hw, IXGBE_GOTCH) << 32);
2985 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
2986 hw_stats->tor += ((u64)IXGBE_READ_REG(hw, IXGBE_TORH) << 32);
2987 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
2988 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
2990 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
2991 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
2992 /* 82598 only has a counter in the high register */
2993 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
2994 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
2995 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
2997 uint64_t old_tpr = hw_stats->tpr;
2999 hw_stats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
3000 hw_stats->tpt += IXGBE_READ_REG(hw, IXGBE_TPT);
3003 hw_stats->gorc -= delta_gprc * ETHER_CRC_LEN;
3005 uint64_t delta_gptc = IXGBE_READ_REG(hw, IXGBE_GPTC);
3006 hw_stats->gptc += delta_gptc;
3007 hw_stats->gotc -= delta_gptc * ETHER_CRC_LEN;
3008 hw_stats->tor -= (hw_stats->tpr - old_tpr) * ETHER_CRC_LEN;
3011 * Workaround: mprc hardware is incorrectly counting
3012 * broadcasts, so for now we subtract those.
3014 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
3015 hw_stats->bprc += bprc;
3016 hw_stats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
3017 if (hw->mac.type == ixgbe_mac_82598EB)
3018 hw_stats->mprc -= bprc;
3020 hw_stats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
3021 hw_stats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
3022 hw_stats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
3023 hw_stats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
3024 hw_stats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
3025 hw_stats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
3027 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
3028 hw_stats->lxontxc += lxon;
3029 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
3030 hw_stats->lxofftxc += lxoff;
3031 total = lxon + lxoff;
3033 hw_stats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
3034 hw_stats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
3035 hw_stats->gptc -= total;
3036 hw_stats->mptc -= total;
3037 hw_stats->ptc64 -= total;
3038 hw_stats->gotc -= total * ETHER_MIN_LEN;
3040 hw_stats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
3041 hw_stats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
3042 hw_stats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
3043 hw_stats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
3044 hw_stats->mngprc += IXGBE_READ_REG(hw, IXGBE_MNGPRC);
3045 hw_stats->mngpdc += IXGBE_READ_REG(hw, IXGBE_MNGPDC);
3046 hw_stats->mngptc += IXGBE_READ_REG(hw, IXGBE_MNGPTC);
3047 hw_stats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
3048 hw_stats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
3049 hw_stats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
3050 hw_stats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
3051 hw_stats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
3052 hw_stats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
3053 hw_stats->xec += IXGBE_READ_REG(hw, IXGBE_XEC);
3054 hw_stats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
3055 hw_stats->fclast += IXGBE_READ_REG(hw, IXGBE_FCLAST);
3056 /* Only read FCOE on 82599 */
3057 if (hw->mac.type != ixgbe_mac_82598EB) {
3058 hw_stats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
3059 hw_stats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
3060 hw_stats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
3061 hw_stats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
3062 hw_stats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
3065 /* Flow Director Stats registers */
3066 hw_stats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
3067 hw_stats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
3069 /* MACsec Stats registers */
3070 macsec_stats->out_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECTXUT);
3071 macsec_stats->out_pkts_encrypted +=
3072 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTE);
3073 macsec_stats->out_pkts_protected +=
3074 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTP);
3075 macsec_stats->out_octets_encrypted +=
3076 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTE);
3077 macsec_stats->out_octets_protected +=
3078 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTP);
3079 macsec_stats->in_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECRXUT);
3080 macsec_stats->in_pkts_badtag += IXGBE_READ_REG(hw, IXGBE_LSECRXBAD);
3081 macsec_stats->in_pkts_nosci += IXGBE_READ_REG(hw, IXGBE_LSECRXNOSCI);
3082 macsec_stats->in_pkts_unknownsci +=
3083 IXGBE_READ_REG(hw, IXGBE_LSECRXUNSCI);
3084 macsec_stats->in_octets_decrypted +=
3085 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTD);
3086 macsec_stats->in_octets_validated +=
3087 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTV);
3088 macsec_stats->in_pkts_unchecked += IXGBE_READ_REG(hw, IXGBE_LSECRXUNCH);
3089 macsec_stats->in_pkts_delayed += IXGBE_READ_REG(hw, IXGBE_LSECRXDELAY);
3090 macsec_stats->in_pkts_late += IXGBE_READ_REG(hw, IXGBE_LSECRXLATE);
3091 for (i = 0; i < 2; i++) {
3092 macsec_stats->in_pkts_ok +=
3093 IXGBE_READ_REG(hw, IXGBE_LSECRXOK(i));
3094 macsec_stats->in_pkts_invalid +=
3095 IXGBE_READ_REG(hw, IXGBE_LSECRXINV(i));
3096 macsec_stats->in_pkts_notvalid +=
3097 IXGBE_READ_REG(hw, IXGBE_LSECRXNV(i));
3099 macsec_stats->in_pkts_unusedsa += IXGBE_READ_REG(hw, IXGBE_LSECRXUNSA);
3100 macsec_stats->in_pkts_notusingsa +=
3101 IXGBE_READ_REG(hw, IXGBE_LSECRXNUSA);
3105 * This function is based on ixgbe_update_stats_counters() in ixgbe/ixgbe.c
3108 ixgbe_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3110 struct ixgbe_hw *hw =
3111 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3112 struct ixgbe_hw_stats *hw_stats =
3113 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3114 struct ixgbe_macsec_stats *macsec_stats =
3115 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3116 dev->data->dev_private);
3117 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3120 total_missed_rx = 0;
3125 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3126 &total_qbrc, &total_qprc, &total_qprdc);
3131 /* Fill out the rte_eth_stats statistics structure */
3132 stats->ipackets = total_qprc;
3133 stats->ibytes = total_qbrc;
3134 stats->opackets = hw_stats->gptc;
3135 stats->obytes = hw_stats->gotc;
3137 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
3138 stats->q_ipackets[i] = hw_stats->qprc[i];
3139 stats->q_opackets[i] = hw_stats->qptc[i];
3140 stats->q_ibytes[i] = hw_stats->qbrc[i];
3141 stats->q_obytes[i] = hw_stats->qbtc[i];
3142 stats->q_errors[i] = hw_stats->qprdc[i];
3146 stats->imissed = total_missed_rx;
3147 stats->ierrors = hw_stats->crcerrs +
3164 ixgbe_dev_stats_reset(struct rte_eth_dev *dev)
3166 struct ixgbe_hw_stats *stats =
3167 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3169 /* HW registers are cleared on read */
3170 ixgbe_dev_stats_get(dev, NULL);
3172 /* Reset software totals */
3173 memset(stats, 0, sizeof(*stats));
3176 /* This function calculates the number of xstats based on the current config */
3178 ixgbe_xstats_calc_num(void) {
3179 return IXGBE_NB_HW_STATS + IXGBE_NB_MACSEC_STATS +
3180 (IXGBE_NB_RXQ_PRIO_STATS * IXGBE_NB_RXQ_PRIO_VALUES) +
3181 (IXGBE_NB_TXQ_PRIO_STATS * IXGBE_NB_TXQ_PRIO_VALUES);
3184 static int ixgbe_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3185 struct rte_eth_xstat_name *xstats_names, __rte_unused unsigned int size)
3187 const unsigned cnt_stats = ixgbe_xstats_calc_num();
3188 unsigned stat, i, count;
3190 if (xstats_names != NULL) {
3193 /* Note: limit >= cnt_stats checked upstream
3194 * in rte_eth_xstats_names()
3197 /* Extended stats from ixgbe_hw_stats */
3198 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3199 snprintf(xstats_names[count].name,
3200 sizeof(xstats_names[count].name),
3202 rte_ixgbe_stats_strings[i].name);
3207 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3208 snprintf(xstats_names[count].name,
3209 sizeof(xstats_names[count].name),
3211 rte_ixgbe_macsec_strings[i].name);
3215 /* RX Priority Stats */
3216 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3217 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3218 snprintf(xstats_names[count].name,
3219 sizeof(xstats_names[count].name),
3220 "rx_priority%u_%s", i,
3221 rte_ixgbe_rxq_strings[stat].name);
3226 /* TX Priority Stats */
3227 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3228 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3229 snprintf(xstats_names[count].name,
3230 sizeof(xstats_names[count].name),
3231 "tx_priority%u_%s", i,
3232 rte_ixgbe_txq_strings[stat].name);
3240 static int ixgbe_dev_xstats_get_names_by_id(
3241 struct rte_eth_dev *dev,
3242 struct rte_eth_xstat_name *xstats_names,
3243 const uint64_t *ids,
3247 const unsigned int cnt_stats = ixgbe_xstats_calc_num();
3248 unsigned int stat, i, count;
3250 if (xstats_names != NULL) {
3253 /* Note: limit >= cnt_stats checked upstream
3254 * in rte_eth_xstats_names()
3257 /* Extended stats from ixgbe_hw_stats */
3258 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3259 snprintf(xstats_names[count].name,
3260 sizeof(xstats_names[count].name),
3262 rte_ixgbe_stats_strings[i].name);
3267 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3268 snprintf(xstats_names[count].name,
3269 sizeof(xstats_names[count].name),
3271 rte_ixgbe_macsec_strings[i].name);
3275 /* RX Priority Stats */
3276 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3277 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3278 snprintf(xstats_names[count].name,
3279 sizeof(xstats_names[count].name),
3280 "rx_priority%u_%s", i,
3281 rte_ixgbe_rxq_strings[stat].name);
3286 /* TX Priority Stats */
3287 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3288 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3289 snprintf(xstats_names[count].name,
3290 sizeof(xstats_names[count].name),
3291 "tx_priority%u_%s", i,
3292 rte_ixgbe_txq_strings[stat].name);
3301 uint16_t size = ixgbe_xstats_calc_num();
3302 struct rte_eth_xstat_name xstats_names_copy[size];
3304 ixgbe_dev_xstats_get_names_by_id(dev, xstats_names_copy, NULL,
3307 for (i = 0; i < limit; i++) {
3308 if (ids[i] >= size) {
3309 PMD_INIT_LOG(ERR, "id value isn't valid");
3312 strcpy(xstats_names[i].name,
3313 xstats_names_copy[ids[i]].name);
3318 static int ixgbevf_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3319 struct rte_eth_xstat_name *xstats_names, unsigned limit)
3323 if (limit < IXGBEVF_NB_XSTATS && xstats_names != NULL)
3326 if (xstats_names != NULL)
3327 for (i = 0; i < IXGBEVF_NB_XSTATS; i++)
3328 snprintf(xstats_names[i].name,
3329 sizeof(xstats_names[i].name),
3330 "%s", rte_ixgbevf_stats_strings[i].name);
3331 return IXGBEVF_NB_XSTATS;
3335 ixgbe_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3338 struct ixgbe_hw *hw =
3339 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3340 struct ixgbe_hw_stats *hw_stats =
3341 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3342 struct ixgbe_macsec_stats *macsec_stats =
3343 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3344 dev->data->dev_private);
3345 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3346 unsigned i, stat, count = 0;
3348 count = ixgbe_xstats_calc_num();
3353 total_missed_rx = 0;
3358 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3359 &total_qbrc, &total_qprc, &total_qprdc);
3361 /* If this is a reset xstats is NULL, and we have cleared the
3362 * registers by reading them.
3367 /* Extended stats from ixgbe_hw_stats */
3369 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3370 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3371 rte_ixgbe_stats_strings[i].offset);
3372 xstats[count].id = count;
3377 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3378 xstats[count].value = *(uint64_t *)(((char *)macsec_stats) +
3379 rte_ixgbe_macsec_strings[i].offset);
3380 xstats[count].id = count;
3384 /* RX Priority Stats */
3385 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3386 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3387 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3388 rte_ixgbe_rxq_strings[stat].offset +
3389 (sizeof(uint64_t) * i));
3390 xstats[count].id = count;
3395 /* TX Priority Stats */
3396 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3397 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3398 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3399 rte_ixgbe_txq_strings[stat].offset +
3400 (sizeof(uint64_t) * i));
3401 xstats[count].id = count;
3409 ixgbe_dev_xstats_get_by_id(struct rte_eth_dev *dev, const uint64_t *ids,
3410 uint64_t *values, unsigned int n)
3413 struct ixgbe_hw *hw =
3414 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3415 struct ixgbe_hw_stats *hw_stats =
3416 IXGBE_DEV_PRIVATE_TO_STATS(
3417 dev->data->dev_private);
3418 struct ixgbe_macsec_stats *macsec_stats =
3419 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3420 dev->data->dev_private);
3421 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3422 unsigned int i, stat, count = 0;
3424 count = ixgbe_xstats_calc_num();
3426 if (!ids && n < count)
3429 total_missed_rx = 0;
3434 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats,
3435 &total_missed_rx, &total_qbrc, &total_qprc,
3438 /* If this is a reset xstats is NULL, and we have cleared the
3439 * registers by reading them.
3441 if (!ids && !values)
3444 /* Extended stats from ixgbe_hw_stats */
3446 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3447 values[count] = *(uint64_t *)(((char *)hw_stats) +
3448 rte_ixgbe_stats_strings[i].offset);
3453 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3454 values[count] = *(uint64_t *)(((char *)macsec_stats) +
3455 rte_ixgbe_macsec_strings[i].offset);
3459 /* RX Priority Stats */
3460 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3461 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3463 *(uint64_t *)(((char *)hw_stats) +
3464 rte_ixgbe_rxq_strings[stat].offset +
3465 (sizeof(uint64_t) * i));
3470 /* TX Priority Stats */
3471 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3472 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3474 *(uint64_t *)(((char *)hw_stats) +
3475 rte_ixgbe_txq_strings[stat].offset +
3476 (sizeof(uint64_t) * i));
3484 uint16_t size = ixgbe_xstats_calc_num();
3485 uint64_t values_copy[size];
3487 ixgbe_dev_xstats_get_by_id(dev, NULL, values_copy, size);
3489 for (i = 0; i < n; i++) {
3490 if (ids[i] >= size) {
3491 PMD_INIT_LOG(ERR, "id value isn't valid");
3494 values[i] = values_copy[ids[i]];
3500 ixgbe_dev_xstats_reset(struct rte_eth_dev *dev)
3502 struct ixgbe_hw_stats *stats =
3503 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3504 struct ixgbe_macsec_stats *macsec_stats =
3505 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3506 dev->data->dev_private);
3508 unsigned count = ixgbe_xstats_calc_num();
3510 /* HW registers are cleared on read */
3511 ixgbe_dev_xstats_get(dev, NULL, count);
3513 /* Reset software totals */
3514 memset(stats, 0, sizeof(*stats));
3515 memset(macsec_stats, 0, sizeof(*macsec_stats));
3519 ixgbevf_update_stats(struct rte_eth_dev *dev)
3521 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3522 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3523 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3525 /* Good Rx packet, include VF loopback */
3526 UPDATE_VF_STAT(IXGBE_VFGPRC,
3527 hw_stats->last_vfgprc, hw_stats->vfgprc);
3529 /* Good Rx octets, include VF loopback */
3530 UPDATE_VF_STAT_36BIT(IXGBE_VFGORC_LSB, IXGBE_VFGORC_MSB,
3531 hw_stats->last_vfgorc, hw_stats->vfgorc);
3533 /* Good Tx packet, include VF loopback */
3534 UPDATE_VF_STAT(IXGBE_VFGPTC,
3535 hw_stats->last_vfgptc, hw_stats->vfgptc);
3537 /* Good Tx octets, include VF loopback */
3538 UPDATE_VF_STAT_36BIT(IXGBE_VFGOTC_LSB, IXGBE_VFGOTC_MSB,
3539 hw_stats->last_vfgotc, hw_stats->vfgotc);
3541 /* Rx Multicst Packet */
3542 UPDATE_VF_STAT(IXGBE_VFMPRC,
3543 hw_stats->last_vfmprc, hw_stats->vfmprc);
3547 ixgbevf_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3550 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3551 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3554 if (n < IXGBEVF_NB_XSTATS)
3555 return IXGBEVF_NB_XSTATS;
3557 ixgbevf_update_stats(dev);
3562 /* Extended stats */
3563 for (i = 0; i < IXGBEVF_NB_XSTATS; i++) {
3565 xstats[i].value = *(uint64_t *)(((char *)hw_stats) +
3566 rte_ixgbevf_stats_strings[i].offset);
3569 return IXGBEVF_NB_XSTATS;
3573 ixgbevf_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3575 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3576 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3578 ixgbevf_update_stats(dev);
3583 stats->ipackets = hw_stats->vfgprc;
3584 stats->ibytes = hw_stats->vfgorc;
3585 stats->opackets = hw_stats->vfgptc;
3586 stats->obytes = hw_stats->vfgotc;
3591 ixgbevf_dev_stats_reset(struct rte_eth_dev *dev)
3593 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3594 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3596 /* Sync HW register to the last stats */
3597 ixgbevf_dev_stats_get(dev, NULL);
3599 /* reset HW current stats*/
3600 hw_stats->vfgprc = 0;
3601 hw_stats->vfgorc = 0;
3602 hw_stats->vfgptc = 0;
3603 hw_stats->vfgotc = 0;
3607 ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version, size_t fw_size)
3609 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3610 u16 eeprom_verh, eeprom_verl;
3614 ixgbe_read_eeprom(hw, 0x2e, &eeprom_verh);
3615 ixgbe_read_eeprom(hw, 0x2d, &eeprom_verl);
3617 etrack_id = (eeprom_verh << 16) | eeprom_verl;
3618 ret = snprintf(fw_version, fw_size, "0x%08x", etrack_id);
3620 ret += 1; /* add the size of '\0' */
3621 if (fw_size < (u32)ret)
3628 ixgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
3630 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
3631 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3632 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
3634 dev_info->pci_dev = pci_dev;
3635 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3636 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3637 if (RTE_ETH_DEV_SRIOV(dev).active == 0) {
3639 * When DCB/VT is off, maximum number of queues changes,
3640 * except for 82598EB, which remains constant.
3642 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
3643 hw->mac.type != ixgbe_mac_82598EB)
3644 dev_info->max_tx_queues = IXGBE_NONE_MODE_TX_NB_QUEUES;
3646 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL register */
3647 dev_info->max_rx_pktlen = 15872; /* includes CRC, cf MAXFRS register */
3648 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3649 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3650 dev_info->max_vfs = pci_dev->max_vfs;
3651 if (hw->mac.type == ixgbe_mac_82598EB)
3652 dev_info->max_vmdq_pools = ETH_16_POOLS;
3654 dev_info->max_vmdq_pools = ETH_64_POOLS;
3655 dev_info->vmdq_queue_num = dev_info->max_rx_queues;
3656 dev_info->rx_offload_capa =
3657 DEV_RX_OFFLOAD_VLAN_STRIP |
3658 DEV_RX_OFFLOAD_IPV4_CKSUM |
3659 DEV_RX_OFFLOAD_UDP_CKSUM |
3660 DEV_RX_OFFLOAD_TCP_CKSUM;
3663 * RSC is only supported by 82599 and x540 PF devices in a non-SR-IOV
3666 if ((hw->mac.type == ixgbe_mac_82599EB ||
3667 hw->mac.type == ixgbe_mac_X540) &&
3668 !RTE_ETH_DEV_SRIOV(dev).active)
3669 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_TCP_LRO;
3671 if (hw->mac.type == ixgbe_mac_82599EB ||
3672 hw->mac.type == ixgbe_mac_X540)
3673 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_MACSEC_STRIP;
3675 if (hw->mac.type == ixgbe_mac_X550 ||
3676 hw->mac.type == ixgbe_mac_X550EM_x ||
3677 hw->mac.type == ixgbe_mac_X550EM_a)
3678 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM;
3680 dev_info->tx_offload_capa =
3681 DEV_TX_OFFLOAD_VLAN_INSERT |
3682 DEV_TX_OFFLOAD_IPV4_CKSUM |
3683 DEV_TX_OFFLOAD_UDP_CKSUM |
3684 DEV_TX_OFFLOAD_TCP_CKSUM |
3685 DEV_TX_OFFLOAD_SCTP_CKSUM |
3686 DEV_TX_OFFLOAD_TCP_TSO;
3688 if (hw->mac.type == ixgbe_mac_82599EB ||
3689 hw->mac.type == ixgbe_mac_X540)
3690 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_MACSEC_INSERT;
3692 if (hw->mac.type == ixgbe_mac_X550 ||
3693 hw->mac.type == ixgbe_mac_X550EM_x ||
3694 hw->mac.type == ixgbe_mac_X550EM_a)
3695 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM;
3697 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3699 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3700 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3701 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3703 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3707 dev_info->default_txconf = (struct rte_eth_txconf) {
3709 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3710 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3711 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3713 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3714 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3715 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3716 ETH_TXQ_FLAGS_NOOFFLOADS,
3719 dev_info->rx_desc_lim = rx_desc_lim;
3720 dev_info->tx_desc_lim = tx_desc_lim;
3722 dev_info->hash_key_size = IXGBE_HKEY_MAX_INDEX * sizeof(uint32_t);
3723 dev_info->reta_size = ixgbe_reta_size_get(hw->mac.type);
3724 dev_info->flow_type_rss_offloads = IXGBE_RSS_OFFLOAD_ALL;
3726 dev_info->speed_capa = ETH_LINK_SPEED_1G | ETH_LINK_SPEED_10G;
3727 if (hw->mac.type == ixgbe_mac_X540 ||
3728 hw->mac.type == ixgbe_mac_X540_vf ||
3729 hw->mac.type == ixgbe_mac_X550 ||
3730 hw->mac.type == ixgbe_mac_X550_vf) {
3731 dev_info->speed_capa |= ETH_LINK_SPEED_100M;
3733 if (hw->mac.type == ixgbe_mac_X550) {
3734 dev_info->speed_capa |= ETH_LINK_SPEED_2_5G;
3735 dev_info->speed_capa |= ETH_LINK_SPEED_5G;
3739 static const uint32_t *
3740 ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev)
3742 static const uint32_t ptypes[] = {
3743 /* For non-vec functions,
3744 * refers to ixgbe_rxd_pkt_info_to_pkt_type();
3745 * for vec functions,
3746 * refers to _recv_raw_pkts_vec().
3750 RTE_PTYPE_L3_IPV4_EXT,
3752 RTE_PTYPE_L3_IPV6_EXT,
3756 RTE_PTYPE_TUNNEL_IP,
3757 RTE_PTYPE_INNER_L3_IPV6,
3758 RTE_PTYPE_INNER_L3_IPV6_EXT,
3759 RTE_PTYPE_INNER_L4_TCP,
3760 RTE_PTYPE_INNER_L4_UDP,
3764 if (dev->rx_pkt_burst == ixgbe_recv_pkts ||
3765 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_single_alloc ||
3766 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_bulk_alloc ||
3767 dev->rx_pkt_burst == ixgbe_recv_pkts_bulk_alloc)
3770 #if defined(RTE_ARCH_X86)
3771 if (dev->rx_pkt_burst == ixgbe_recv_pkts_vec ||
3772 dev->rx_pkt_burst == ixgbe_recv_scattered_pkts_vec)
3779 ixgbevf_dev_info_get(struct rte_eth_dev *dev,
3780 struct rte_eth_dev_info *dev_info)
3782 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
3783 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3785 dev_info->pci_dev = pci_dev;
3786 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3787 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3788 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL reg */
3789 dev_info->max_rx_pktlen = 9728; /* includes CRC, cf MAXFRS reg */
3790 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3791 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3792 dev_info->max_vfs = pci_dev->max_vfs;
3793 if (hw->mac.type == ixgbe_mac_82598EB)
3794 dev_info->max_vmdq_pools = ETH_16_POOLS;
3796 dev_info->max_vmdq_pools = ETH_64_POOLS;
3797 dev_info->rx_offload_capa = DEV_RX_OFFLOAD_VLAN_STRIP |
3798 DEV_RX_OFFLOAD_IPV4_CKSUM |
3799 DEV_RX_OFFLOAD_UDP_CKSUM |
3800 DEV_RX_OFFLOAD_TCP_CKSUM;
3801 dev_info->tx_offload_capa = DEV_TX_OFFLOAD_VLAN_INSERT |
3802 DEV_TX_OFFLOAD_IPV4_CKSUM |
3803 DEV_TX_OFFLOAD_UDP_CKSUM |
3804 DEV_TX_OFFLOAD_TCP_CKSUM |
3805 DEV_TX_OFFLOAD_SCTP_CKSUM |
3806 DEV_TX_OFFLOAD_TCP_TSO;
3808 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3810 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3811 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3812 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3814 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3818 dev_info->default_txconf = (struct rte_eth_txconf) {
3820 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3821 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3822 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3824 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3825 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3826 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3827 ETH_TXQ_FLAGS_NOOFFLOADS,
3830 dev_info->rx_desc_lim = rx_desc_lim;
3831 dev_info->tx_desc_lim = tx_desc_lim;
3835 ixgbevf_check_link(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
3836 int *link_up, int wait_to_complete)
3839 * for a quick link status checking, wait_to_compelet == 0,
3840 * skip PF link status checking
3842 bool no_pflink_check = wait_to_complete == 0;
3843 struct ixgbe_mbx_info *mbx = &hw->mbx;
3844 struct ixgbe_mac_info *mac = &hw->mac;
3845 uint32_t links_reg, in_msg;
3848 /* If we were hit with a reset drop the link */
3849 if (!mbx->ops.check_for_rst(hw, 0) || !mbx->timeout)
3850 mac->get_link_status = true;
3852 if (!mac->get_link_status)
3855 /* if link status is down no point in checking to see if pf is up */
3856 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
3857 if (!(links_reg & IXGBE_LINKS_UP))
3860 /* for SFP+ modules and DA cables on 82599 it can take up to 500usecs
3861 * before the link status is correct
3863 if (mac->type == ixgbe_mac_82599_vf) {
3866 for (i = 0; i < 5; i++) {
3868 links_reg = IXGBE_READ_REG(hw, IXGBE_VFLINKS);
3870 if (!(links_reg & IXGBE_LINKS_UP))
3875 switch (links_reg & IXGBE_LINKS_SPEED_82599) {
3876 case IXGBE_LINKS_SPEED_10G_82599:
3877 *speed = IXGBE_LINK_SPEED_10GB_FULL;
3878 if (hw->mac.type >= ixgbe_mac_X550) {
3879 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
3880 *speed = IXGBE_LINK_SPEED_2_5GB_FULL;
3883 case IXGBE_LINKS_SPEED_1G_82599:
3884 *speed = IXGBE_LINK_SPEED_1GB_FULL;
3886 case IXGBE_LINKS_SPEED_100_82599:
3887 *speed = IXGBE_LINK_SPEED_100_FULL;
3888 if (hw->mac.type == ixgbe_mac_X550) {
3889 if (links_reg & IXGBE_LINKS_SPEED_NON_STD)
3890 *speed = IXGBE_LINK_SPEED_5GB_FULL;
3893 case IXGBE_LINKS_SPEED_10_X550EM_A:
3894 *speed = IXGBE_LINK_SPEED_UNKNOWN;
3895 /* Since Reserved in older MAC's */
3896 if (hw->mac.type >= ixgbe_mac_X550)
3897 *speed = IXGBE_LINK_SPEED_10_FULL;
3900 *speed = IXGBE_LINK_SPEED_UNKNOWN;
3903 if (no_pflink_check) {
3904 if (*speed == IXGBE_LINK_SPEED_UNKNOWN)
3905 mac->get_link_status = true;
3907 mac->get_link_status = false;
3911 /* if the read failed it could just be a mailbox collision, best wait
3912 * until we are called again and don't report an error
3914 if (mbx->ops.read(hw, &in_msg, 1, 0))
3917 if (!(in_msg & IXGBE_VT_MSGTYPE_CTS)) {
3918 /* msg is not CTS and is NACK we must have lost CTS status */
3919 if (in_msg & IXGBE_VT_MSGTYPE_NACK)
3924 /* the pf is talking, if we timed out in the past we reinit */
3925 if (!mbx->timeout) {
3930 /* if we passed all the tests above then the link is up and we no
3931 * longer need to check for link
3933 mac->get_link_status = false;
3936 *link_up = !mac->get_link_status;
3940 /* return 0 means link status changed, -1 means not changed */
3942 ixgbe_dev_link_update_share(struct rte_eth_dev *dev,
3943 int wait_to_complete, int vf)
3945 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3946 struct rte_eth_link link, old;
3947 ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
3948 struct ixgbe_interrupt *intr =
3949 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3954 bool autoneg = false;
3956 link.link_status = ETH_LINK_DOWN;
3957 link.link_speed = 0;
3958 link.link_duplex = ETH_LINK_HALF_DUPLEX;
3959 memset(&old, 0, sizeof(old));
3960 rte_ixgbe_dev_atomic_read_link_status(dev, &old);
3962 hw->mac.get_link_status = true;
3964 if ((intr->flags & IXGBE_FLAG_NEED_LINK_CONFIG) &&
3965 ixgbe_get_media_type(hw) == ixgbe_media_type_fiber) {
3966 speed = hw->phy.autoneg_advertised;
3968 ixgbe_get_link_capabilities(hw, &speed, &autoneg);
3969 ixgbe_setup_link(hw, speed, true);
3972 /* check if it needs to wait to complete, if lsc interrupt is enabled */
3973 if (wait_to_complete == 0 || dev->data->dev_conf.intr_conf.lsc != 0)
3977 diag = ixgbevf_check_link(hw, &link_speed, &link_up, wait);
3979 diag = ixgbe_check_link(hw, &link_speed, &link_up, wait);
3982 link.link_speed = ETH_SPEED_NUM_100M;
3983 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3984 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3985 if (link.link_status == old.link_status)
3991 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3992 intr->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
3993 if (link.link_status == old.link_status)
3997 intr->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
3998 link.link_status = ETH_LINK_UP;
3999 link.link_duplex = ETH_LINK_FULL_DUPLEX;
4001 switch (link_speed) {
4003 case IXGBE_LINK_SPEED_UNKNOWN:
4004 link.link_duplex = ETH_LINK_FULL_DUPLEX;
4005 link.link_speed = ETH_SPEED_NUM_100M;
4008 case IXGBE_LINK_SPEED_100_FULL:
4009 link.link_speed = ETH_SPEED_NUM_100M;
4012 case IXGBE_LINK_SPEED_1GB_FULL:
4013 link.link_speed = ETH_SPEED_NUM_1G;
4016 case IXGBE_LINK_SPEED_2_5GB_FULL:
4017 link.link_speed = ETH_SPEED_NUM_2_5G;
4020 case IXGBE_LINK_SPEED_5GB_FULL:
4021 link.link_speed = ETH_SPEED_NUM_5G;
4024 case IXGBE_LINK_SPEED_10GB_FULL:
4025 link.link_speed = ETH_SPEED_NUM_10G;
4028 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
4030 if (link.link_status == old.link_status)
4037 ixgbe_dev_link_update(struct rte_eth_dev *dev, int wait_to_complete)
4039 return ixgbe_dev_link_update_share(dev, wait_to_complete, 0);
4043 ixgbevf_dev_link_update(struct rte_eth_dev *dev, int wait_to_complete)
4045 return ixgbe_dev_link_update_share(dev, wait_to_complete, 1);
4049 ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev)
4051 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4054 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4055 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
4056 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4060 ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev)
4062 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4065 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4066 fctrl &= (~IXGBE_FCTRL_UPE);
4067 if (dev->data->all_multicast == 1)
4068 fctrl |= IXGBE_FCTRL_MPE;
4070 fctrl &= (~IXGBE_FCTRL_MPE);
4071 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4075 ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev)
4077 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4080 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4081 fctrl |= IXGBE_FCTRL_MPE;
4082 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4086 ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev)
4088 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4091 if (dev->data->promiscuous == 1)
4092 return; /* must remain in all_multicast mode */
4094 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4095 fctrl &= (~IXGBE_FCTRL_MPE);
4096 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4100 * It clears the interrupt causes and enables the interrupt.
4101 * It will be called once only during nic initialized.
4104 * Pointer to struct rte_eth_dev.
4106 * Enable or Disable.
4109 * - On success, zero.
4110 * - On failure, a negative value.
4113 ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev, uint8_t on)
4115 struct ixgbe_interrupt *intr =
4116 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4118 ixgbe_dev_link_status_print(dev);
4120 intr->mask |= IXGBE_EICR_LSC;
4122 intr->mask &= ~IXGBE_EICR_LSC;
4128 * It clears the interrupt causes and enables the interrupt.
4129 * It will be called once only during nic initialized.
4132 * Pointer to struct rte_eth_dev.
4135 * - On success, zero.
4136 * - On failure, a negative value.
4139 ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev)
4141 struct ixgbe_interrupt *intr =
4142 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4144 intr->mask |= IXGBE_EICR_RTX_QUEUE;
4150 * It clears the interrupt causes and enables the interrupt.
4151 * It will be called once only during nic initialized.
4154 * Pointer to struct rte_eth_dev.
4157 * - On success, zero.
4158 * - On failure, a negative value.
4161 ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev)
4163 struct ixgbe_interrupt *intr =
4164 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4166 intr->mask |= IXGBE_EICR_LINKSEC;
4172 * It reads ICR and sets flag (IXGBE_EICR_LSC) for the link_update.
4175 * Pointer to struct rte_eth_dev.
4178 * - On success, zero.
4179 * - On failure, a negative value.
4182 ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev)
4185 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4186 struct ixgbe_interrupt *intr =
4187 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4189 /* clear all cause mask */
4190 ixgbe_disable_intr(hw);
4192 /* read-on-clear nic registers here */
4193 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
4194 PMD_DRV_LOG(DEBUG, "eicr %x", eicr);
4198 /* set flag for async link update */
4199 if (eicr & IXGBE_EICR_LSC)
4200 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
4202 if (eicr & IXGBE_EICR_MAILBOX)
4203 intr->flags |= IXGBE_FLAG_MAILBOX;
4205 if (eicr & IXGBE_EICR_LINKSEC)
4206 intr->flags |= IXGBE_FLAG_MACSEC;
4208 if (hw->mac.type == ixgbe_mac_X550EM_x &&
4209 hw->phy.type == ixgbe_phy_x550em_ext_t &&
4210 (eicr & IXGBE_EICR_GPI_SDP0_X550EM_x))
4211 intr->flags |= IXGBE_FLAG_PHY_INTERRUPT;
4217 * It gets and then prints the link status.
4220 * Pointer to struct rte_eth_dev.
4223 * - On success, zero.
4224 * - On failure, a negative value.
4227 ixgbe_dev_link_status_print(struct rte_eth_dev *dev)
4229 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4230 struct rte_eth_link link;
4232 memset(&link, 0, sizeof(link));
4233 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
4234 if (link.link_status) {
4235 PMD_INIT_LOG(INFO, "Port %d: Link Up - speed %u Mbps - %s",
4236 (int)(dev->data->port_id),
4237 (unsigned)link.link_speed,
4238 link.link_duplex == ETH_LINK_FULL_DUPLEX ?
4239 "full-duplex" : "half-duplex");
4241 PMD_INIT_LOG(INFO, " Port %d: Link Down",
4242 (int)(dev->data->port_id));
4244 PMD_INIT_LOG(DEBUG, "PCI Address: " PCI_PRI_FMT,
4245 pci_dev->addr.domain,
4247 pci_dev->addr.devid,
4248 pci_dev->addr.function);
4252 * It executes link_update after knowing an interrupt occurred.
4255 * Pointer to struct rte_eth_dev.
4258 * - On success, zero.
4259 * - On failure, a negative value.
4262 ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
4263 struct rte_intr_handle *intr_handle)
4265 struct ixgbe_interrupt *intr =
4266 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4268 struct rte_eth_link link;
4269 struct ixgbe_hw *hw =
4270 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4272 PMD_DRV_LOG(DEBUG, "intr action type %d", intr->flags);
4274 if (intr->flags & IXGBE_FLAG_MAILBOX) {
4275 ixgbe_pf_mbx_process(dev);
4276 intr->flags &= ~IXGBE_FLAG_MAILBOX;
4279 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
4280 ixgbe_handle_lasi(hw);
4281 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
4284 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
4285 /* get the link status before link update, for predicting later */
4286 memset(&link, 0, sizeof(link));
4287 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
4289 ixgbe_dev_link_update(dev, 0);
4292 if (!link.link_status)
4293 /* handle it 1 sec later, wait it being stable */
4294 timeout = IXGBE_LINK_UP_CHECK_TIMEOUT;
4295 /* likely to down */
4297 /* handle it 4 sec later, wait it being stable */
4298 timeout = IXGBE_LINK_DOWN_CHECK_TIMEOUT;
4300 ixgbe_dev_link_status_print(dev);
4301 if (rte_eal_alarm_set(timeout * 1000,
4302 ixgbe_dev_interrupt_delayed_handler, (void *)dev) < 0)
4303 PMD_DRV_LOG(ERR, "Error setting alarm");
4305 /* remember original mask */
4306 intr->mask_original = intr->mask;
4307 /* only disable lsc interrupt */
4308 intr->mask &= ~IXGBE_EIMS_LSC;
4312 PMD_DRV_LOG(DEBUG, "enable intr immediately");
4313 ixgbe_enable_intr(dev);
4314 rte_intr_enable(intr_handle);
4320 * Interrupt handler which shall be registered for alarm callback for delayed
4321 * handling specific interrupt to wait for the stable nic state. As the
4322 * NIC interrupt state is not stable for ixgbe after link is just down,
4323 * it needs to wait 4 seconds to get the stable status.
4326 * Pointer to interrupt handle.
4328 * The address of parameter (struct rte_eth_dev *) regsitered before.
4334 ixgbe_dev_interrupt_delayed_handler(void *param)
4336 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
4337 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4338 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
4339 struct ixgbe_interrupt *intr =
4340 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
4341 struct ixgbe_hw *hw =
4342 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4345 ixgbe_disable_intr(hw);
4347 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
4348 if (eicr & IXGBE_EICR_MAILBOX)
4349 ixgbe_pf_mbx_process(dev);
4351 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
4352 ixgbe_handle_lasi(hw);
4353 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
4356 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
4357 ixgbe_dev_link_update(dev, 0);
4358 intr->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
4359 ixgbe_dev_link_status_print(dev);
4360 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_LSC,
4364 if (intr->flags & IXGBE_FLAG_MACSEC) {
4365 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_MACSEC,
4367 intr->flags &= ~IXGBE_FLAG_MACSEC;
4370 /* restore original mask */
4371 intr->mask = intr->mask_original;
4372 intr->mask_original = 0;
4374 PMD_DRV_LOG(DEBUG, "enable intr in delayed handler S[%08x]", eicr);
4375 ixgbe_enable_intr(dev);
4376 rte_intr_enable(intr_handle);
4380 * Interrupt handler triggered by NIC for handling
4381 * specific interrupt.
4384 * Pointer to interrupt handle.
4386 * The address of parameter (struct rte_eth_dev *) regsitered before.
4392 ixgbe_dev_interrupt_handler(void *param)
4394 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
4396 ixgbe_dev_interrupt_get_status(dev);
4397 ixgbe_dev_interrupt_action(dev, dev->intr_handle);
4401 ixgbe_dev_led_on(struct rte_eth_dev *dev)
4403 struct ixgbe_hw *hw;
4405 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4406 return ixgbe_led_on(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4410 ixgbe_dev_led_off(struct rte_eth_dev *dev)
4412 struct ixgbe_hw *hw;
4414 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4415 return ixgbe_led_off(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4419 ixgbe_flow_ctrl_get(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4421 struct ixgbe_hw *hw;
4427 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4429 fc_conf->pause_time = hw->fc.pause_time;
4430 fc_conf->high_water = hw->fc.high_water[0];
4431 fc_conf->low_water = hw->fc.low_water[0];
4432 fc_conf->send_xon = hw->fc.send_xon;
4433 fc_conf->autoneg = !hw->fc.disable_fc_autoneg;
4436 * Return rx_pause status according to actual setting of
4439 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4440 if (mflcn_reg & (IXGBE_MFLCN_RPFCE | IXGBE_MFLCN_RFCE))
4446 * Return tx_pause status according to actual setting of
4449 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4450 if (fccfg_reg & (IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY))
4455 if (rx_pause && tx_pause)
4456 fc_conf->mode = RTE_FC_FULL;
4458 fc_conf->mode = RTE_FC_RX_PAUSE;
4460 fc_conf->mode = RTE_FC_TX_PAUSE;
4462 fc_conf->mode = RTE_FC_NONE;
4468 ixgbe_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4470 struct ixgbe_hw *hw;
4472 uint32_t rx_buf_size;
4473 uint32_t max_high_water;
4475 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4482 PMD_INIT_FUNC_TRACE();
4484 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4485 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(0));
4486 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4489 * At least reserve one Ethernet frame for watermark
4490 * high_water/low_water in kilo bytes for ixgbe
4492 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4493 if ((fc_conf->high_water > max_high_water) ||
4494 (fc_conf->high_water < fc_conf->low_water)) {
4495 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4496 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4500 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[fc_conf->mode];
4501 hw->fc.pause_time = fc_conf->pause_time;
4502 hw->fc.high_water[0] = fc_conf->high_water;
4503 hw->fc.low_water[0] = fc_conf->low_water;
4504 hw->fc.send_xon = fc_conf->send_xon;
4505 hw->fc.disable_fc_autoneg = !fc_conf->autoneg;
4507 err = ixgbe_fc_enable(hw);
4509 /* Not negotiated is not an error case */
4510 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED)) {
4512 /* check if we want to forward MAC frames - driver doesn't have native
4513 * capability to do that, so we'll write the registers ourselves */
4515 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4517 /* set or clear MFLCN.PMCF bit depending on configuration */
4518 if (fc_conf->mac_ctrl_frame_fwd != 0)
4519 mflcn |= IXGBE_MFLCN_PMCF;
4521 mflcn &= ~IXGBE_MFLCN_PMCF;
4523 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn);
4524 IXGBE_WRITE_FLUSH(hw);
4529 PMD_INIT_LOG(ERR, "ixgbe_fc_enable = 0x%x", err);
4534 * ixgbe_pfc_enable_generic - Enable flow control
4535 * @hw: pointer to hardware structure
4536 * @tc_num: traffic class number
4537 * Enable flow control according to the current settings.
4540 ixgbe_dcb_pfc_enable_generic(struct ixgbe_hw *hw, uint8_t tc_num)
4543 uint32_t mflcn_reg, fccfg_reg;
4545 uint32_t fcrtl, fcrth;
4549 /* Validate the water mark configuration */
4550 if (!hw->fc.pause_time) {
4551 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4555 /* Low water mark of zero causes XOFF floods */
4556 if (hw->fc.current_mode & ixgbe_fc_tx_pause) {
4557 /* High/Low water can not be 0 */
4558 if ((!hw->fc.high_water[tc_num]) || (!hw->fc.low_water[tc_num])) {
4559 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4560 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4564 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) {
4565 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4566 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4570 /* Negotiate the fc mode to use */
4571 ixgbe_fc_autoneg(hw);
4573 /* Disable any previous flow control settings */
4574 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4575 mflcn_reg &= ~(IXGBE_MFLCN_RPFCE_SHIFT | IXGBE_MFLCN_RFCE|IXGBE_MFLCN_RPFCE);
4577 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4578 fccfg_reg &= ~(IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY);
4580 switch (hw->fc.current_mode) {
4583 * If the count of enabled RX Priority Flow control >1,
4584 * and the TX pause can not be disabled
4587 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4588 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4589 if (reg & IXGBE_FCRTH_FCEN)
4593 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4595 case ixgbe_fc_rx_pause:
4597 * Rx Flow control is enabled and Tx Flow control is
4598 * disabled by software override. Since there really
4599 * isn't a way to advertise that we are capable of RX
4600 * Pause ONLY, we will advertise that we support both
4601 * symmetric and asymmetric Rx PAUSE. Later, we will
4602 * disable the adapter's ability to send PAUSE frames.
4604 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4606 * If the count of enabled RX Priority Flow control >1,
4607 * and the TX pause can not be disabled
4610 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4611 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4612 if (reg & IXGBE_FCRTH_FCEN)
4616 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4618 case ixgbe_fc_tx_pause:
4620 * Tx Flow control is enabled, and Rx Flow control is
4621 * disabled by software override.
4623 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4626 /* Flow control (both Rx and Tx) is enabled by SW override. */
4627 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4628 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4631 PMD_DRV_LOG(DEBUG, "Flow control param set incorrectly");
4632 ret_val = IXGBE_ERR_CONFIG;
4636 /* Set 802.3x based flow control settings. */
4637 mflcn_reg |= IXGBE_MFLCN_DPF;
4638 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn_reg);
4639 IXGBE_WRITE_REG(hw, IXGBE_FCCFG, fccfg_reg);
4641 /* Set up and enable Rx high/low water mark thresholds, enable XON. */
4642 if ((hw->fc.current_mode & ixgbe_fc_tx_pause) &&
4643 hw->fc.high_water[tc_num]) {
4644 fcrtl = (hw->fc.low_water[tc_num] << 10) | IXGBE_FCRTL_XONE;
4645 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), fcrtl);
4646 fcrth = (hw->fc.high_water[tc_num] << 10) | IXGBE_FCRTH_FCEN;
4648 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), 0);
4650 * In order to prevent Tx hangs when the internal Tx
4651 * switch is enabled we must set the high water mark
4652 * to the maximum FCRTH value. This allows the Tx
4653 * switch to function even under heavy Rx workloads.
4655 fcrth = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num)) - 32;
4657 IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(tc_num), fcrth);
4659 /* Configure pause time (2 TCs per register) */
4660 reg = hw->fc.pause_time * 0x00010001;
4661 for (i = 0; i < (IXGBE_DCB_MAX_TRAFFIC_CLASS / 2); i++)
4662 IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
4664 /* Configure flow control refresh threshold value */
4665 IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2);
4672 ixgbe_dcb_pfc_enable(struct rte_eth_dev *dev, uint8_t tc_num)
4674 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4675 int32_t ret_val = IXGBE_NOT_IMPLEMENTED;
4677 if (hw->mac.type != ixgbe_mac_82598EB) {
4678 ret_val = ixgbe_dcb_pfc_enable_generic(hw, tc_num);
4684 ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_pfc_conf *pfc_conf)
4687 uint32_t rx_buf_size;
4688 uint32_t max_high_water;
4690 uint8_t map[IXGBE_DCB_MAX_USER_PRIORITY] = { 0 };
4691 struct ixgbe_hw *hw =
4692 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4693 struct ixgbe_dcb_config *dcb_config =
4694 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
4696 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4703 PMD_INIT_FUNC_TRACE();
4705 ixgbe_dcb_unpack_map_cee(dcb_config, IXGBE_DCB_RX_CONFIG, map);
4706 tc_num = map[pfc_conf->priority];
4707 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num));
4708 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4710 * At least reserve one Ethernet frame for watermark
4711 * high_water/low_water in kilo bytes for ixgbe
4713 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4714 if ((pfc_conf->fc.high_water > max_high_water) ||
4715 (pfc_conf->fc.high_water <= pfc_conf->fc.low_water)) {
4716 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4717 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4721 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[pfc_conf->fc.mode];
4722 hw->fc.pause_time = pfc_conf->fc.pause_time;
4723 hw->fc.send_xon = pfc_conf->fc.send_xon;
4724 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water;
4725 hw->fc.high_water[tc_num] = pfc_conf->fc.high_water;
4727 err = ixgbe_dcb_pfc_enable(dev, tc_num);
4729 /* Not negotiated is not an error case */
4730 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED))
4733 PMD_INIT_LOG(ERR, "ixgbe_dcb_pfc_enable = 0x%x", err);
4738 ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
4739 struct rte_eth_rss_reta_entry64 *reta_conf,
4742 uint16_t i, sp_reta_size;
4745 uint16_t idx, shift;
4746 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4749 PMD_INIT_FUNC_TRACE();
4751 if (!ixgbe_rss_update_sp(hw->mac.type)) {
4752 PMD_DRV_LOG(ERR, "RSS reta update is not supported on this "
4757 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4758 if (reta_size != sp_reta_size) {
4759 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4760 "(%d) doesn't match the number hardware can supported "
4761 "(%d)", reta_size, sp_reta_size);
4765 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4766 idx = i / RTE_RETA_GROUP_SIZE;
4767 shift = i % RTE_RETA_GROUP_SIZE;
4768 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4772 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4773 if (mask == IXGBE_4_BIT_MASK)
4776 r = IXGBE_READ_REG(hw, reta_reg);
4777 for (j = 0, reta = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4778 if (mask & (0x1 << j))
4779 reta |= reta_conf[idx].reta[shift + j] <<
4782 reta |= r & (IXGBE_8_BIT_MASK <<
4785 IXGBE_WRITE_REG(hw, reta_reg, reta);
4792 ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
4793 struct rte_eth_rss_reta_entry64 *reta_conf,
4796 uint16_t i, sp_reta_size;
4799 uint16_t idx, shift;
4800 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4803 PMD_INIT_FUNC_TRACE();
4804 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4805 if (reta_size != sp_reta_size) {
4806 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4807 "(%d) doesn't match the number hardware can supported "
4808 "(%d)", reta_size, sp_reta_size);
4812 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4813 idx = i / RTE_RETA_GROUP_SIZE;
4814 shift = i % RTE_RETA_GROUP_SIZE;
4815 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4820 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4821 reta = IXGBE_READ_REG(hw, reta_reg);
4822 for (j = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4823 if (mask & (0x1 << j))
4824 reta_conf[idx].reta[shift + j] =
4825 ((reta >> (CHAR_BIT * j)) &
4834 ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
4835 uint32_t index, uint32_t pool)
4837 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4838 uint32_t enable_addr = 1;
4840 return ixgbe_set_rar(hw, index, mac_addr->addr_bytes,
4845 ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index)
4847 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4849 ixgbe_clear_rar(hw, index);
4853 ixgbe_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
4855 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4857 ixgbe_remove_rar(dev, 0);
4859 ixgbe_add_rar(dev, addr, 0, pci_dev->max_vfs);
4863 is_device_supported(struct rte_eth_dev *dev, struct rte_pci_driver *drv)
4865 if (strcmp(dev->device->driver->name, drv->driver.name))
4872 is_ixgbe_supported(struct rte_eth_dev *dev)
4874 return is_device_supported(dev, &rte_ixgbe_pmd);
4878 ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu)
4882 struct ixgbe_hw *hw;
4883 struct rte_eth_dev_info dev_info;
4884 uint32_t frame_size = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
4885 struct rte_eth_dev_data *dev_data = dev->data;
4887 ixgbe_dev_info_get(dev, &dev_info);
4889 /* check that mtu is within the allowed range */
4890 if ((mtu < ETHER_MIN_MTU) || (frame_size > dev_info.max_rx_pktlen))
4893 /* If device is started, refuse mtu that requires the support of
4894 * scattered packets when this feature has not been enabled before.
4896 if (dev_data->dev_started && !dev_data->scattered_rx &&
4897 (frame_size + 2 * IXGBE_VLAN_TAG_SIZE >
4898 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM)) {
4899 PMD_INIT_LOG(ERR, "Stop port first.");
4903 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4904 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
4906 /* switch to jumbo mode if needed */
4907 if (frame_size > ETHER_MAX_LEN) {
4908 dev->data->dev_conf.rxmode.jumbo_frame = 1;
4909 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
4911 dev->data->dev_conf.rxmode.jumbo_frame = 0;
4912 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
4914 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
4916 /* update max frame size */
4917 dev->data->dev_conf.rxmode.max_rx_pkt_len = frame_size;
4919 maxfrs = IXGBE_READ_REG(hw, IXGBE_MAXFRS);
4920 maxfrs &= 0x0000FFFF;
4921 maxfrs |= (dev->data->dev_conf.rxmode.max_rx_pkt_len << 16);
4922 IXGBE_WRITE_REG(hw, IXGBE_MAXFRS, maxfrs);
4928 * Virtual Function operations
4931 ixgbevf_intr_disable(struct ixgbe_hw *hw)
4933 PMD_INIT_FUNC_TRACE();
4935 /* Clear interrupt mask to stop from interrupts being generated */
4936 IXGBE_WRITE_REG(hw, IXGBE_VTEIMC, IXGBE_VF_IRQ_CLEAR_MASK);
4938 IXGBE_WRITE_FLUSH(hw);
4942 ixgbevf_intr_enable(struct ixgbe_hw *hw)
4944 PMD_INIT_FUNC_TRACE();
4946 /* VF enable interrupt autoclean */
4947 IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, IXGBE_VF_IRQ_ENABLE_MASK);
4948 IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, IXGBE_VF_IRQ_ENABLE_MASK);
4949 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, IXGBE_VF_IRQ_ENABLE_MASK);
4951 IXGBE_WRITE_FLUSH(hw);
4955 ixgbevf_dev_configure(struct rte_eth_dev *dev)
4957 struct rte_eth_conf *conf = &dev->data->dev_conf;
4958 struct ixgbe_adapter *adapter =
4959 (struct ixgbe_adapter *)dev->data->dev_private;
4961 PMD_INIT_LOG(DEBUG, "Configured Virtual Function port id: %d",
4962 dev->data->port_id);
4965 * VF has no ability to enable/disable HW CRC
4966 * Keep the persistent behavior the same as Host PF
4968 #ifndef RTE_LIBRTE_IXGBE_PF_DISABLE_STRIP_CRC
4969 if (!conf->rxmode.hw_strip_crc) {
4970 PMD_INIT_LOG(NOTICE, "VF can't disable HW CRC Strip");
4971 conf->rxmode.hw_strip_crc = 1;
4974 if (conf->rxmode.hw_strip_crc) {
4975 PMD_INIT_LOG(NOTICE, "VF can't enable HW CRC Strip");
4976 conf->rxmode.hw_strip_crc = 0;
4981 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
4982 * allocation or vector Rx preconditions we will reset it.
4984 adapter->rx_bulk_alloc_allowed = true;
4985 adapter->rx_vec_allowed = true;
4991 ixgbevf_dev_start(struct rte_eth_dev *dev)
4993 struct ixgbe_hw *hw =
4994 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4995 uint32_t intr_vector = 0;
4996 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
4997 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5001 PMD_INIT_FUNC_TRACE();
5003 hw->mac.ops.reset_hw(hw);
5004 hw->mac.get_link_status = true;
5006 /* negotiate mailbox API version to use with the PF. */
5007 ixgbevf_negotiate_api(hw);
5009 ixgbevf_dev_tx_init(dev);
5011 /* This can fail when allocating mbufs for descriptor rings */
5012 err = ixgbevf_dev_rx_init(dev);
5014 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware (%d)", err);
5015 ixgbe_dev_clear_queues(dev);
5020 ixgbevf_set_vfta_all(dev, 1);
5023 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
5024 ETH_VLAN_EXTEND_MASK;
5025 ixgbevf_vlan_offload_set(dev, mask);
5027 ixgbevf_dev_rxtx_start(dev);
5029 /* check and configure queue intr-vector mapping */
5030 if (dev->data->dev_conf.intr_conf.rxq != 0) {
5031 /* According to datasheet, only vector 0/1/2 can be used,
5032 * now only one vector is used for Rx queue
5035 if (rte_intr_efd_enable(intr_handle, intr_vector))
5039 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
5040 intr_handle->intr_vec =
5041 rte_zmalloc("intr_vec",
5042 dev->data->nb_rx_queues * sizeof(int), 0);
5043 if (intr_handle->intr_vec == NULL) {
5044 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
5045 " intr_vec", dev->data->nb_rx_queues);
5049 ixgbevf_configure_msix(dev);
5051 rte_intr_enable(intr_handle);
5053 /* Re-enable interrupt for VF */
5054 ixgbevf_intr_enable(hw);
5060 ixgbevf_dev_stop(struct rte_eth_dev *dev)
5062 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5063 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5064 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5066 PMD_INIT_FUNC_TRACE();
5068 ixgbevf_intr_disable(hw);
5070 hw->adapter_stopped = 1;
5071 ixgbe_stop_adapter(hw);
5074 * Clear what we set, but we still keep shadow_vfta to
5075 * restore after device starts
5077 ixgbevf_set_vfta_all(dev, 0);
5079 /* Clear stored conf */
5080 dev->data->scattered_rx = 0;
5082 ixgbe_dev_clear_queues(dev);
5084 /* Clean datapath event and queue/vec mapping */
5085 rte_intr_efd_disable(intr_handle);
5086 if (intr_handle->intr_vec != NULL) {
5087 rte_free(intr_handle->intr_vec);
5088 intr_handle->intr_vec = NULL;
5093 ixgbevf_dev_close(struct rte_eth_dev *dev)
5095 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5097 PMD_INIT_FUNC_TRACE();
5101 ixgbevf_dev_stop(dev);
5103 ixgbe_dev_free_queues(dev);
5106 * Remove the VF MAC address ro ensure
5107 * that the VF traffic goes to the PF
5108 * after stop, close and detach of the VF
5110 ixgbevf_remove_mac_addr(dev, 0);
5117 ixgbevf_dev_reset(struct rte_eth_dev *dev)
5121 ret = eth_ixgbevf_dev_uninit(dev);
5125 ret = eth_ixgbevf_dev_init(dev);
5130 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on)
5132 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5133 struct ixgbe_vfta *shadow_vfta =
5134 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
5135 int i = 0, j = 0, vfta = 0, mask = 1;
5137 for (i = 0; i < IXGBE_VFTA_SIZE; i++) {
5138 vfta = shadow_vfta->vfta[i];
5141 for (j = 0; j < 32; j++) {
5143 ixgbe_set_vfta(hw, (i<<5)+j, 0,
5153 ixgbevf_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
5155 struct ixgbe_hw *hw =
5156 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5157 struct ixgbe_vfta *shadow_vfta =
5158 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
5159 uint32_t vid_idx = 0;
5160 uint32_t vid_bit = 0;
5163 PMD_INIT_FUNC_TRACE();
5165 /* vind is not used in VF driver, set to 0, check ixgbe_set_vfta_vf */
5166 ret = ixgbe_set_vfta(hw, vlan_id, 0, !!on, false);
5168 PMD_INIT_LOG(ERR, "Unable to set VF vlan");
5171 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
5172 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
5174 /* Save what we set and retore it after device reset */
5176 shadow_vfta->vfta[vid_idx] |= vid_bit;
5178 shadow_vfta->vfta[vid_idx] &= ~vid_bit;
5184 ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
5186 struct ixgbe_hw *hw =
5187 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5190 PMD_INIT_FUNC_TRACE();
5192 if (queue >= hw->mac.max_rx_queues)
5195 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
5197 ctrl |= IXGBE_RXDCTL_VME;
5199 ctrl &= ~IXGBE_RXDCTL_VME;
5200 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
5202 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, on);
5206 ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask)
5208 struct ixgbe_hw *hw =
5209 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5213 /* VF function only support hw strip feature, others are not support */
5214 if (mask & ETH_VLAN_STRIP_MASK) {
5215 on = !!(dev->data->dev_conf.rxmode.hw_vlan_strip);
5217 for (i = 0; i < hw->mac.max_rx_queues; i++)
5218 ixgbevf_vlan_strip_queue_set(dev, i, on);
5223 ixgbe_vt_check(struct ixgbe_hw *hw)
5227 /* if Virtualization Technology is enabled */
5228 reg_val = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
5229 if (!(reg_val & IXGBE_VT_CTL_VT_ENABLE)) {
5230 PMD_INIT_LOG(ERR, "VT must be enabled for this setting");
5238 ixgbe_uta_vector(struct ixgbe_hw *hw, struct ether_addr *uc_addr)
5240 uint32_t vector = 0;
5242 switch (hw->mac.mc_filter_type) {
5243 case 0: /* use bits [47:36] of the address */
5244 vector = ((uc_addr->addr_bytes[4] >> 4) |
5245 (((uint16_t)uc_addr->addr_bytes[5]) << 4));
5247 case 1: /* use bits [46:35] of the address */
5248 vector = ((uc_addr->addr_bytes[4] >> 3) |
5249 (((uint16_t)uc_addr->addr_bytes[5]) << 5));
5251 case 2: /* use bits [45:34] of the address */
5252 vector = ((uc_addr->addr_bytes[4] >> 2) |
5253 (((uint16_t)uc_addr->addr_bytes[5]) << 6));
5255 case 3: /* use bits [43:32] of the address */
5256 vector = ((uc_addr->addr_bytes[4]) |
5257 (((uint16_t)uc_addr->addr_bytes[5]) << 8));
5259 default: /* Invalid mc_filter_type */
5263 /* vector can only be 12-bits or boundary will be exceeded */
5269 ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
5277 const uint32_t ixgbe_uta_idx_mask = 0x7F;
5278 const uint32_t ixgbe_uta_bit_shift = 5;
5279 const uint32_t ixgbe_uta_bit_mask = (0x1 << ixgbe_uta_bit_shift) - 1;
5280 const uint32_t bit1 = 0x1;
5282 struct ixgbe_hw *hw =
5283 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5284 struct ixgbe_uta_info *uta_info =
5285 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
5287 /* The UTA table only exists on 82599 hardware and newer */
5288 if (hw->mac.type < ixgbe_mac_82599EB)
5291 vector = ixgbe_uta_vector(hw, mac_addr);
5292 uta_idx = (vector >> ixgbe_uta_bit_shift) & ixgbe_uta_idx_mask;
5293 uta_shift = vector & ixgbe_uta_bit_mask;
5295 rc = ((uta_info->uta_shadow[uta_idx] >> uta_shift & bit1) != 0);
5299 reg_val = IXGBE_READ_REG(hw, IXGBE_UTA(uta_idx));
5301 uta_info->uta_in_use++;
5302 reg_val |= (bit1 << uta_shift);
5303 uta_info->uta_shadow[uta_idx] |= (bit1 << uta_shift);
5305 uta_info->uta_in_use--;
5306 reg_val &= ~(bit1 << uta_shift);
5307 uta_info->uta_shadow[uta_idx] &= ~(bit1 << uta_shift);
5310 IXGBE_WRITE_REG(hw, IXGBE_UTA(uta_idx), reg_val);
5312 if (uta_info->uta_in_use > 0)
5313 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL,
5314 IXGBE_MCSTCTRL_MFE | hw->mac.mc_filter_type);
5316 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, hw->mac.mc_filter_type);
5322 ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on)
5325 struct ixgbe_hw *hw =
5326 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5327 struct ixgbe_uta_info *uta_info =
5328 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
5330 /* The UTA table only exists on 82599 hardware and newer */
5331 if (hw->mac.type < ixgbe_mac_82599EB)
5335 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
5336 uta_info->uta_shadow[i] = ~0;
5337 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0);
5340 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
5341 uta_info->uta_shadow[i] = 0;
5342 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), 0);
5350 ixgbe_convert_vm_rx_mask_to_val(uint16_t rx_mask, uint32_t orig_val)
5352 uint32_t new_val = orig_val;
5354 if (rx_mask & ETH_VMDQ_ACCEPT_UNTAG)
5355 new_val |= IXGBE_VMOLR_AUPE;
5356 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_MC)
5357 new_val |= IXGBE_VMOLR_ROMPE;
5358 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_UC)
5359 new_val |= IXGBE_VMOLR_ROPE;
5360 if (rx_mask & ETH_VMDQ_ACCEPT_BROADCAST)
5361 new_val |= IXGBE_VMOLR_BAM;
5362 if (rx_mask & ETH_VMDQ_ACCEPT_MULTICAST)
5363 new_val |= IXGBE_VMOLR_MPE;
5368 #define IXGBE_MRCTL_VPME 0x01 /* Virtual Pool Mirroring. */
5369 #define IXGBE_MRCTL_UPME 0x02 /* Uplink Port Mirroring. */
5370 #define IXGBE_MRCTL_DPME 0x04 /* Downlink Port Mirroring. */
5371 #define IXGBE_MRCTL_VLME 0x08 /* VLAN Mirroring. */
5372 #define IXGBE_INVALID_MIRROR_TYPE(mirror_type) \
5373 ((mirror_type) & ~(uint8_t)(ETH_MIRROR_VIRTUAL_POOL_UP | \
5374 ETH_MIRROR_UPLINK_PORT | ETH_MIRROR_DOWNLINK_PORT | ETH_MIRROR_VLAN))
5377 ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
5378 struct rte_eth_mirror_conf *mirror_conf,
5379 uint8_t rule_id, uint8_t on)
5381 uint32_t mr_ctl, vlvf;
5382 uint32_t mp_lsb = 0;
5383 uint32_t mv_msb = 0;
5384 uint32_t mv_lsb = 0;
5385 uint32_t mp_msb = 0;
5388 uint64_t vlan_mask = 0;
5390 const uint8_t pool_mask_offset = 32;
5391 const uint8_t vlan_mask_offset = 32;
5392 const uint8_t dst_pool_offset = 8;
5393 const uint8_t rule_mr_offset = 4;
5394 const uint8_t mirror_rule_mask = 0x0F;
5396 struct ixgbe_mirror_info *mr_info =
5397 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
5398 struct ixgbe_hw *hw =
5399 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5400 uint8_t mirror_type = 0;
5402 if (ixgbe_vt_check(hw) < 0)
5405 if (rule_id >= IXGBE_MAX_MIRROR_RULES)
5408 if (IXGBE_INVALID_MIRROR_TYPE(mirror_conf->rule_type)) {
5409 PMD_DRV_LOG(ERR, "unsupported mirror type 0x%x.",
5410 mirror_conf->rule_type);
5414 if (mirror_conf->rule_type & ETH_MIRROR_VLAN) {
5415 mirror_type |= IXGBE_MRCTL_VLME;
5416 /* Check if vlan id is valid and find conresponding VLAN ID
5419 for (i = 0; i < IXGBE_VLVF_ENTRIES; i++) {
5420 if (mirror_conf->vlan.vlan_mask & (1ULL << i)) {
5421 /* search vlan id related pool vlan filter
5424 reg_index = ixgbe_find_vlvf_slot(
5426 mirror_conf->vlan.vlan_id[i],
5430 vlvf = IXGBE_READ_REG(hw,
5431 IXGBE_VLVF(reg_index));
5432 if ((vlvf & IXGBE_VLVF_VIEN) &&
5433 ((vlvf & IXGBE_VLVF_VLANID_MASK) ==
5434 mirror_conf->vlan.vlan_id[i]))
5435 vlan_mask |= (1ULL << reg_index);
5442 mv_lsb = vlan_mask & 0xFFFFFFFF;
5443 mv_msb = vlan_mask >> vlan_mask_offset;
5445 mr_info->mr_conf[rule_id].vlan.vlan_mask =
5446 mirror_conf->vlan.vlan_mask;
5447 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++) {
5448 if (mirror_conf->vlan.vlan_mask & (1ULL << i))
5449 mr_info->mr_conf[rule_id].vlan.vlan_id[i] =
5450 mirror_conf->vlan.vlan_id[i];
5455 mr_info->mr_conf[rule_id].vlan.vlan_mask = 0;
5456 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++)
5457 mr_info->mr_conf[rule_id].vlan.vlan_id[i] = 0;
5462 * if enable pool mirror, write related pool mask register,if disable
5463 * pool mirror, clear PFMRVM register
5465 if (mirror_conf->rule_type & ETH_MIRROR_VIRTUAL_POOL_UP) {
5466 mirror_type |= IXGBE_MRCTL_VPME;
5468 mp_lsb = mirror_conf->pool_mask & 0xFFFFFFFF;
5469 mp_msb = mirror_conf->pool_mask >> pool_mask_offset;
5470 mr_info->mr_conf[rule_id].pool_mask =
5471 mirror_conf->pool_mask;
5476 mr_info->mr_conf[rule_id].pool_mask = 0;
5479 if (mirror_conf->rule_type & ETH_MIRROR_UPLINK_PORT)
5480 mirror_type |= IXGBE_MRCTL_UPME;
5481 if (mirror_conf->rule_type & ETH_MIRROR_DOWNLINK_PORT)
5482 mirror_type |= IXGBE_MRCTL_DPME;
5484 /* read mirror control register and recalculate it */
5485 mr_ctl = IXGBE_READ_REG(hw, IXGBE_MRCTL(rule_id));
5488 mr_ctl |= mirror_type;
5489 mr_ctl &= mirror_rule_mask;
5490 mr_ctl |= mirror_conf->dst_pool << dst_pool_offset;
5492 mr_ctl &= ~(mirror_conf->rule_type & mirror_rule_mask);
5495 mr_info->mr_conf[rule_id].rule_type = mirror_conf->rule_type;
5496 mr_info->mr_conf[rule_id].dst_pool = mirror_conf->dst_pool;
5498 /* write mirrror control register */
5499 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5501 /* write pool mirrror control register */
5502 if (mirror_conf->rule_type & ETH_MIRROR_VIRTUAL_POOL_UP) {
5503 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), mp_lsb);
5504 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset),
5507 /* write VLAN mirrror control register */
5508 if (mirror_conf->rule_type & ETH_MIRROR_VLAN) {
5509 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), mv_lsb);
5510 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset),
5518 ixgbe_mirror_rule_reset(struct rte_eth_dev *dev, uint8_t rule_id)
5521 uint32_t lsb_val = 0;
5522 uint32_t msb_val = 0;
5523 const uint8_t rule_mr_offset = 4;
5525 struct ixgbe_hw *hw =
5526 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5527 struct ixgbe_mirror_info *mr_info =
5528 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
5530 if (ixgbe_vt_check(hw) < 0)
5533 if (rule_id >= IXGBE_MAX_MIRROR_RULES)
5536 memset(&mr_info->mr_conf[rule_id], 0,
5537 sizeof(struct rte_eth_mirror_conf));
5539 /* clear PFVMCTL register */
5540 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5542 /* clear pool mask register */
5543 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), lsb_val);
5544 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset), msb_val);
5546 /* clear vlan mask register */
5547 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), lsb_val);
5548 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset), msb_val);
5554 ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5556 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5557 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5559 struct ixgbe_hw *hw =
5560 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5561 uint32_t vec = IXGBE_MISC_VEC_ID;
5563 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5564 if (rte_intr_allow_others(intr_handle))
5565 vec = IXGBE_RX_VEC_START;
5567 RTE_SET_USED(queue_id);
5568 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5570 rte_intr_enable(intr_handle);
5576 ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5579 struct ixgbe_hw *hw =
5580 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5581 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5582 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5583 uint32_t vec = IXGBE_MISC_VEC_ID;
5585 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5586 if (rte_intr_allow_others(intr_handle))
5587 vec = IXGBE_RX_VEC_START;
5588 mask &= ~(1 << vec);
5589 RTE_SET_USED(queue_id);
5590 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5596 ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5598 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5599 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5601 struct ixgbe_hw *hw =
5602 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5603 struct ixgbe_interrupt *intr =
5604 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5606 if (queue_id < 16) {
5607 ixgbe_disable_intr(hw);
5608 intr->mask |= (1 << queue_id);
5609 ixgbe_enable_intr(dev);
5610 } else if (queue_id < 32) {
5611 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5612 mask &= (1 << queue_id);
5613 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5614 } else if (queue_id < 64) {
5615 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5616 mask &= (1 << (queue_id - 32));
5617 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5619 rte_intr_enable(intr_handle);
5625 ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5628 struct ixgbe_hw *hw =
5629 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5630 struct ixgbe_interrupt *intr =
5631 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5633 if (queue_id < 16) {
5634 ixgbe_disable_intr(hw);
5635 intr->mask &= ~(1 << queue_id);
5636 ixgbe_enable_intr(dev);
5637 } else if (queue_id < 32) {
5638 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5639 mask &= ~(1 << queue_id);
5640 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5641 } else if (queue_id < 64) {
5642 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5643 mask &= ~(1 << (queue_id - 32));
5644 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5651 ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5652 uint8_t queue, uint8_t msix_vector)
5656 if (direction == -1) {
5658 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5659 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR_MISC);
5662 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR_MISC, tmp);
5664 /* rx or tx cause */
5665 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5666 idx = ((16 * (queue & 1)) + (8 * direction));
5667 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR(queue >> 1));
5668 tmp &= ~(0xFF << idx);
5669 tmp |= (msix_vector << idx);
5670 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR(queue >> 1), tmp);
5675 * set the IVAR registers, mapping interrupt causes to vectors
5677 * pointer to ixgbe_hw struct
5679 * 0 for Rx, 1 for Tx, -1 for other causes
5681 * queue to map the corresponding interrupt to
5683 * the vector to map to the corresponding queue
5686 ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5687 uint8_t queue, uint8_t msix_vector)
5691 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5692 if (hw->mac.type == ixgbe_mac_82598EB) {
5693 if (direction == -1)
5695 idx = (((direction * 64) + queue) >> 2) & 0x1F;
5696 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(idx));
5697 tmp &= ~(0xFF << (8 * (queue & 0x3)));
5698 tmp |= (msix_vector << (8 * (queue & 0x3)));
5699 IXGBE_WRITE_REG(hw, IXGBE_IVAR(idx), tmp);
5700 } else if ((hw->mac.type == ixgbe_mac_82599EB) ||
5701 (hw->mac.type == ixgbe_mac_X540) ||
5702 (hw->mac.type == ixgbe_mac_X550)) {
5703 if (direction == -1) {
5705 idx = ((queue & 1) * 8);
5706 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR_MISC);
5707 tmp &= ~(0xFF << idx);
5708 tmp |= (msix_vector << idx);
5709 IXGBE_WRITE_REG(hw, IXGBE_IVAR_MISC, tmp);
5711 /* rx or tx causes */
5712 idx = ((16 * (queue & 1)) + (8 * direction));
5713 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
5714 tmp &= ~(0xFF << idx);
5715 tmp |= (msix_vector << idx);
5716 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), tmp);
5722 ixgbevf_configure_msix(struct rte_eth_dev *dev)
5724 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5725 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5726 struct ixgbe_hw *hw =
5727 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5729 uint32_t vector_idx = IXGBE_MISC_VEC_ID;
5730 uint32_t base = IXGBE_MISC_VEC_ID;
5732 /* Configure VF other cause ivar */
5733 ixgbevf_set_ivar_map(hw, -1, 1, vector_idx);
5735 /* won't configure msix register if no mapping is done
5736 * between intr vector and event fd.
5738 if (!rte_intr_dp_is_en(intr_handle))
5741 if (rte_intr_allow_others(intr_handle)) {
5742 base = IXGBE_RX_VEC_START;
5743 vector_idx = IXGBE_RX_VEC_START;
5746 /* Configure all RX queues of VF */
5747 for (q_idx = 0; q_idx < dev->data->nb_rx_queues; q_idx++) {
5748 /* Force all queue use vector 0,
5749 * as IXGBE_VF_MAXMSIVECOTR = 1
5751 ixgbevf_set_ivar_map(hw, 0, q_idx, vector_idx);
5752 intr_handle->intr_vec[q_idx] = vector_idx;
5753 if (vector_idx < base + intr_handle->nb_efd - 1)
5759 * Sets up the hardware to properly generate MSI-X interrupts
5761 * board private structure
5764 ixgbe_configure_msix(struct rte_eth_dev *dev)
5766 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
5767 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5768 struct ixgbe_hw *hw =
5769 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5770 uint32_t queue_id, base = IXGBE_MISC_VEC_ID;
5771 uint32_t vec = IXGBE_MISC_VEC_ID;
5775 /* won't configure msix register if no mapping is done
5776 * between intr vector and event fd
5778 if (!rte_intr_dp_is_en(intr_handle))
5781 if (rte_intr_allow_others(intr_handle))
5782 vec = base = IXGBE_RX_VEC_START;
5784 /* setup GPIE for MSI-x mode */
5785 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
5786 gpie |= IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
5787 IXGBE_GPIE_OCD | IXGBE_GPIE_EIAME;
5788 /* auto clearing and auto setting corresponding bits in EIMS
5789 * when MSI-X interrupt is triggered
5791 if (hw->mac.type == ixgbe_mac_82598EB) {
5792 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
5794 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
5795 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
5797 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
5799 /* Populate the IVAR table and set the ITR values to the
5800 * corresponding register.
5802 for (queue_id = 0; queue_id < dev->data->nb_rx_queues;
5804 /* by default, 1:1 mapping */
5805 ixgbe_set_ivar_map(hw, 0, queue_id, vec);
5806 intr_handle->intr_vec[queue_id] = vec;
5807 if (vec < base + intr_handle->nb_efd - 1)
5811 switch (hw->mac.type) {
5812 case ixgbe_mac_82598EB:
5813 ixgbe_set_ivar_map(hw, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
5816 case ixgbe_mac_82599EB:
5817 case ixgbe_mac_X540:
5818 case ixgbe_mac_X550:
5819 ixgbe_set_ivar_map(hw, -1, 1, IXGBE_MISC_VEC_ID);
5824 IXGBE_WRITE_REG(hw, IXGBE_EITR(IXGBE_MISC_VEC_ID),
5825 IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT & 0xFFF);
5827 /* set up to autoclear timer, and the vectors */
5828 mask = IXGBE_EIMS_ENABLE_MASK;
5829 mask &= ~(IXGBE_EIMS_OTHER |
5830 IXGBE_EIMS_MAILBOX |
5833 IXGBE_WRITE_REG(hw, IXGBE_EIAC, mask);
5837 ixgbe_set_queue_rate_limit(struct rte_eth_dev *dev,
5838 uint16_t queue_idx, uint16_t tx_rate)
5840 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5841 uint32_t rf_dec, rf_int;
5843 uint16_t link_speed = dev->data->dev_link.link_speed;
5845 if (queue_idx >= hw->mac.max_tx_queues)
5849 /* Calculate the rate factor values to set */
5850 rf_int = (uint32_t)link_speed / (uint32_t)tx_rate;
5851 rf_dec = (uint32_t)link_speed % (uint32_t)tx_rate;
5852 rf_dec = (rf_dec << IXGBE_RTTBCNRC_RF_INT_SHIFT) / tx_rate;
5854 bcnrc_val = IXGBE_RTTBCNRC_RS_ENA;
5855 bcnrc_val |= ((rf_int << IXGBE_RTTBCNRC_RF_INT_SHIFT) &
5856 IXGBE_RTTBCNRC_RF_INT_MASK_M);
5857 bcnrc_val |= (rf_dec & IXGBE_RTTBCNRC_RF_DEC_MASK);
5863 * Set global transmit compensation time to the MMW_SIZE in RTTBCNRM
5864 * register. MMW_SIZE=0x014 if 9728-byte jumbo is supported, otherwise
5867 if ((dev->data->dev_conf.rxmode.jumbo_frame == 1) &&
5868 (dev->data->dev_conf.rxmode.max_rx_pkt_len >=
5869 IXGBE_MAX_JUMBO_FRAME_SIZE))
5870 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5871 IXGBE_MMW_SIZE_JUMBO_FRAME);
5873 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5874 IXGBE_MMW_SIZE_DEFAULT);
5876 /* Set RTTBCNRC of queue X */
5877 IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, queue_idx);
5878 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRC, bcnrc_val);
5879 IXGBE_WRITE_FLUSH(hw);
5885 ixgbevf_add_mac_addr(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
5886 __attribute__((unused)) uint32_t index,
5887 __attribute__((unused)) uint32_t pool)
5889 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5893 * On a 82599 VF, adding again the same MAC addr is not an idempotent
5894 * operation. Trap this case to avoid exhausting the [very limited]
5895 * set of PF resources used to store VF MAC addresses.
5897 if (memcmp(hw->mac.perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5899 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5901 PMD_DRV_LOG(ERR, "Unable to add MAC address "
5902 "%02x:%02x:%02x:%02x:%02x:%02x - diag=%d",
5903 mac_addr->addr_bytes[0],
5904 mac_addr->addr_bytes[1],
5905 mac_addr->addr_bytes[2],
5906 mac_addr->addr_bytes[3],
5907 mac_addr->addr_bytes[4],
5908 mac_addr->addr_bytes[5],
5914 ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index)
5916 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5917 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
5918 struct ether_addr *mac_addr;
5923 * The IXGBE_VF_SET_MACVLAN command of the ixgbe-pf driver does
5924 * not support the deletion of a given MAC address.
5925 * Instead, it imposes to delete all MAC addresses, then to add again
5926 * all MAC addresses with the exception of the one to be deleted.
5928 (void) ixgbevf_set_uc_addr_vf(hw, 0, NULL);
5931 * Add again all MAC addresses, with the exception of the deleted one
5932 * and of the permanent MAC address.
5934 for (i = 0, mac_addr = dev->data->mac_addrs;
5935 i < hw->mac.num_rar_entries; i++, mac_addr++) {
5936 /* Skip the deleted MAC address */
5939 /* Skip NULL MAC addresses */
5940 if (is_zero_ether_addr(mac_addr))
5942 /* Skip the permanent MAC address */
5943 if (memcmp(perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5945 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5948 "Adding again MAC address "
5949 "%02x:%02x:%02x:%02x:%02x:%02x failed "
5951 mac_addr->addr_bytes[0],
5952 mac_addr->addr_bytes[1],
5953 mac_addr->addr_bytes[2],
5954 mac_addr->addr_bytes[3],
5955 mac_addr->addr_bytes[4],
5956 mac_addr->addr_bytes[5],
5962 ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
5964 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5966 hw->mac.ops.set_rar(hw, 0, (void *)addr, 0, 0);
5970 ixgbe_syn_filter_set(struct rte_eth_dev *dev,
5971 struct rte_eth_syn_filter *filter,
5974 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5975 struct ixgbe_filter_info *filter_info =
5976 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5980 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
5983 syn_info = filter_info->syn_info;
5986 if (syn_info & IXGBE_SYN_FILTER_ENABLE)
5988 synqf = (uint32_t)(((filter->queue << IXGBE_SYN_FILTER_QUEUE_SHIFT) &
5989 IXGBE_SYN_FILTER_QUEUE) | IXGBE_SYN_FILTER_ENABLE);
5991 if (filter->hig_pri)
5992 synqf |= IXGBE_SYN_FILTER_SYNQFP;
5994 synqf &= ~IXGBE_SYN_FILTER_SYNQFP;
5996 synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
5997 if (!(syn_info & IXGBE_SYN_FILTER_ENABLE))
5999 synqf &= ~(IXGBE_SYN_FILTER_QUEUE | IXGBE_SYN_FILTER_ENABLE);
6002 filter_info->syn_info = synqf;
6003 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
6004 IXGBE_WRITE_FLUSH(hw);
6009 ixgbe_syn_filter_get(struct rte_eth_dev *dev,
6010 struct rte_eth_syn_filter *filter)
6012 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6013 uint32_t synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
6015 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
6016 filter->hig_pri = (synqf & IXGBE_SYN_FILTER_SYNQFP) ? 1 : 0;
6017 filter->queue = (uint16_t)((synqf & IXGBE_SYN_FILTER_QUEUE) >> 1);
6024 ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
6025 enum rte_filter_op filter_op,
6028 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6031 MAC_TYPE_FILTER_SUP(hw->mac.type);
6033 if (filter_op == RTE_ETH_FILTER_NOP)
6037 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u",
6042 switch (filter_op) {
6043 case RTE_ETH_FILTER_ADD:
6044 ret = ixgbe_syn_filter_set(dev,
6045 (struct rte_eth_syn_filter *)arg,
6048 case RTE_ETH_FILTER_DELETE:
6049 ret = ixgbe_syn_filter_set(dev,
6050 (struct rte_eth_syn_filter *)arg,
6053 case RTE_ETH_FILTER_GET:
6054 ret = ixgbe_syn_filter_get(dev,
6055 (struct rte_eth_syn_filter *)arg);
6058 PMD_DRV_LOG(ERR, "unsupported operation %u", filter_op);
6067 static inline enum ixgbe_5tuple_protocol
6068 convert_protocol_type(uint8_t protocol_value)
6070 if (protocol_value == IPPROTO_TCP)
6071 return IXGBE_FILTER_PROTOCOL_TCP;
6072 else if (protocol_value == IPPROTO_UDP)
6073 return IXGBE_FILTER_PROTOCOL_UDP;
6074 else if (protocol_value == IPPROTO_SCTP)
6075 return IXGBE_FILTER_PROTOCOL_SCTP;
6077 return IXGBE_FILTER_PROTOCOL_NONE;
6080 /* inject a 5-tuple filter to HW */
6082 ixgbe_inject_5tuple_filter(struct rte_eth_dev *dev,
6083 struct ixgbe_5tuple_filter *filter)
6085 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6087 uint32_t ftqf, sdpqf;
6088 uint32_t l34timir = 0;
6089 uint8_t mask = 0xff;
6093 sdpqf = (uint32_t)(filter->filter_info.dst_port <<
6094 IXGBE_SDPQF_DSTPORT_SHIFT);
6095 sdpqf = sdpqf | (filter->filter_info.src_port & IXGBE_SDPQF_SRCPORT);
6097 ftqf = (uint32_t)(filter->filter_info.proto &
6098 IXGBE_FTQF_PROTOCOL_MASK);
6099 ftqf |= (uint32_t)((filter->filter_info.priority &
6100 IXGBE_FTQF_PRIORITY_MASK) << IXGBE_FTQF_PRIORITY_SHIFT);
6101 if (filter->filter_info.src_ip_mask == 0) /* 0 means compare. */
6102 mask &= IXGBE_FTQF_SOURCE_ADDR_MASK;
6103 if (filter->filter_info.dst_ip_mask == 0)
6104 mask &= IXGBE_FTQF_DEST_ADDR_MASK;
6105 if (filter->filter_info.src_port_mask == 0)
6106 mask &= IXGBE_FTQF_SOURCE_PORT_MASK;
6107 if (filter->filter_info.dst_port_mask == 0)
6108 mask &= IXGBE_FTQF_DEST_PORT_MASK;
6109 if (filter->filter_info.proto_mask == 0)
6110 mask &= IXGBE_FTQF_PROTOCOL_COMP_MASK;
6111 ftqf |= mask << IXGBE_FTQF_5TUPLE_MASK_SHIFT;
6112 ftqf |= IXGBE_FTQF_POOL_MASK_EN;
6113 ftqf |= IXGBE_FTQF_QUEUE_ENABLE;
6115 IXGBE_WRITE_REG(hw, IXGBE_DAQF(i), filter->filter_info.dst_ip);
6116 IXGBE_WRITE_REG(hw, IXGBE_SAQF(i), filter->filter_info.src_ip);
6117 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(i), sdpqf);
6118 IXGBE_WRITE_REG(hw, IXGBE_FTQF(i), ftqf);
6120 l34timir |= IXGBE_L34T_IMIR_RESERVE;
6121 l34timir |= (uint32_t)(filter->queue <<
6122 IXGBE_L34T_IMIR_QUEUE_SHIFT);
6123 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(i), l34timir);
6127 * add a 5tuple filter
6130 * dev: Pointer to struct rte_eth_dev.
6131 * index: the index the filter allocates.
6132 * filter: ponter to the filter that will be added.
6133 * rx_queue: the queue id the filter assigned to.
6136 * - On success, zero.
6137 * - On failure, a negative value.
6140 ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
6141 struct ixgbe_5tuple_filter *filter)
6143 struct ixgbe_filter_info *filter_info =
6144 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6148 * look for an unused 5tuple filter index,
6149 * and insert the filter to list.
6151 for (i = 0; i < IXGBE_MAX_FTQF_FILTERS; i++) {
6152 idx = i / (sizeof(uint32_t) * NBBY);
6153 shift = i % (sizeof(uint32_t) * NBBY);
6154 if (!(filter_info->fivetuple_mask[idx] & (1 << shift))) {
6155 filter_info->fivetuple_mask[idx] |= 1 << shift;
6157 TAILQ_INSERT_TAIL(&filter_info->fivetuple_list,
6163 if (i >= IXGBE_MAX_FTQF_FILTERS) {
6164 PMD_DRV_LOG(ERR, "5tuple filters are full.");
6168 ixgbe_inject_5tuple_filter(dev, filter);
6174 * remove a 5tuple filter
6177 * dev: Pointer to struct rte_eth_dev.
6178 * filter: the pointer of the filter will be removed.
6181 ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
6182 struct ixgbe_5tuple_filter *filter)
6184 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6185 struct ixgbe_filter_info *filter_info =
6186 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6187 uint16_t index = filter->index;
6189 filter_info->fivetuple_mask[index / (sizeof(uint32_t) * NBBY)] &=
6190 ~(1 << (index % (sizeof(uint32_t) * NBBY)));
6191 TAILQ_REMOVE(&filter_info->fivetuple_list, filter, entries);
6194 IXGBE_WRITE_REG(hw, IXGBE_DAQF(index), 0);
6195 IXGBE_WRITE_REG(hw, IXGBE_SAQF(index), 0);
6196 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(index), 0);
6197 IXGBE_WRITE_REG(hw, IXGBE_FTQF(index), 0);
6198 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(index), 0);
6202 ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu)
6204 struct ixgbe_hw *hw;
6205 uint32_t max_frame = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
6206 struct rte_eth_rxmode *rx_conf = &dev->data->dev_conf.rxmode;
6208 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6210 if ((mtu < ETHER_MIN_MTU) || (max_frame > ETHER_MAX_JUMBO_FRAME_LEN))
6213 /* refuse mtu that requires the support of scattered packets when this
6214 * feature has not been enabled before.
6216 if (!rx_conf->enable_scatter &&
6217 (max_frame + 2 * IXGBE_VLAN_TAG_SIZE >
6218 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM))
6222 * When supported by the underlying PF driver, use the IXGBE_VF_SET_MTU
6223 * request of the version 2.0 of the mailbox API.
6224 * For now, use the IXGBE_VF_SET_LPE request of the version 1.0
6225 * of the mailbox API.
6226 * This call to IXGBE_SET_LPE action won't work with ixgbe pf drivers
6227 * prior to 3.11.33 which contains the following change:
6228 * "ixgbe: Enable jumbo frames support w/ SR-IOV"
6230 ixgbevf_rlpml_set_vf(hw, max_frame);
6232 /* update max frame size */
6233 dev->data->dev_conf.rxmode.max_rx_pkt_len = max_frame;
6237 static inline struct ixgbe_5tuple_filter *
6238 ixgbe_5tuple_filter_lookup(struct ixgbe_5tuple_filter_list *filter_list,
6239 struct ixgbe_5tuple_filter_info *key)
6241 struct ixgbe_5tuple_filter *it;
6243 TAILQ_FOREACH(it, filter_list, entries) {
6244 if (memcmp(key, &it->filter_info,
6245 sizeof(struct ixgbe_5tuple_filter_info)) == 0) {
6252 /* translate elements in struct rte_eth_ntuple_filter to struct ixgbe_5tuple_filter_info*/
6254 ntuple_filter_to_5tuple(struct rte_eth_ntuple_filter *filter,
6255 struct ixgbe_5tuple_filter_info *filter_info)
6257 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM ||
6258 filter->priority > IXGBE_5TUPLE_MAX_PRI ||
6259 filter->priority < IXGBE_5TUPLE_MIN_PRI)
6262 switch (filter->dst_ip_mask) {
6264 filter_info->dst_ip_mask = 0;
6265 filter_info->dst_ip = filter->dst_ip;
6268 filter_info->dst_ip_mask = 1;
6271 PMD_DRV_LOG(ERR, "invalid dst_ip mask.");
6275 switch (filter->src_ip_mask) {
6277 filter_info->src_ip_mask = 0;
6278 filter_info->src_ip = filter->src_ip;
6281 filter_info->src_ip_mask = 1;
6284 PMD_DRV_LOG(ERR, "invalid src_ip mask.");
6288 switch (filter->dst_port_mask) {
6290 filter_info->dst_port_mask = 0;
6291 filter_info->dst_port = filter->dst_port;
6294 filter_info->dst_port_mask = 1;
6297 PMD_DRV_LOG(ERR, "invalid dst_port mask.");
6301 switch (filter->src_port_mask) {
6303 filter_info->src_port_mask = 0;
6304 filter_info->src_port = filter->src_port;
6307 filter_info->src_port_mask = 1;
6310 PMD_DRV_LOG(ERR, "invalid src_port mask.");
6314 switch (filter->proto_mask) {
6316 filter_info->proto_mask = 0;
6317 filter_info->proto =
6318 convert_protocol_type(filter->proto);
6321 filter_info->proto_mask = 1;
6324 PMD_DRV_LOG(ERR, "invalid protocol mask.");
6328 filter_info->priority = (uint8_t)filter->priority;
6333 * add or delete a ntuple filter
6336 * dev: Pointer to struct rte_eth_dev.
6337 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
6338 * add: if true, add filter, if false, remove filter
6341 * - On success, zero.
6342 * - On failure, a negative value.
6345 ixgbe_add_del_ntuple_filter(struct rte_eth_dev *dev,
6346 struct rte_eth_ntuple_filter *ntuple_filter,
6349 struct ixgbe_filter_info *filter_info =
6350 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6351 struct ixgbe_5tuple_filter_info filter_5tuple;
6352 struct ixgbe_5tuple_filter *filter;
6355 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
6356 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
6360 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
6361 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
6365 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
6367 if (filter != NULL && add) {
6368 PMD_DRV_LOG(ERR, "filter exists.");
6371 if (filter == NULL && !add) {
6372 PMD_DRV_LOG(ERR, "filter doesn't exist.");
6377 filter = rte_zmalloc("ixgbe_5tuple_filter",
6378 sizeof(struct ixgbe_5tuple_filter), 0);
6381 rte_memcpy(&filter->filter_info,
6383 sizeof(struct ixgbe_5tuple_filter_info));
6384 filter->queue = ntuple_filter->queue;
6385 ret = ixgbe_add_5tuple_filter(dev, filter);
6391 ixgbe_remove_5tuple_filter(dev, filter);
6397 * get a ntuple filter
6400 * dev: Pointer to struct rte_eth_dev.
6401 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
6404 * - On success, zero.
6405 * - On failure, a negative value.
6408 ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
6409 struct rte_eth_ntuple_filter *ntuple_filter)
6411 struct ixgbe_filter_info *filter_info =
6412 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6413 struct ixgbe_5tuple_filter_info filter_5tuple;
6414 struct ixgbe_5tuple_filter *filter;
6417 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
6418 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
6422 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
6423 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
6427 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
6429 if (filter == NULL) {
6430 PMD_DRV_LOG(ERR, "filter doesn't exist.");
6433 ntuple_filter->queue = filter->queue;
6438 * ixgbe_ntuple_filter_handle - Handle operations for ntuple filter.
6439 * @dev: pointer to rte_eth_dev structure
6440 * @filter_op:operation will be taken.
6441 * @arg: a pointer to specific structure corresponding to the filter_op
6444 * - On success, zero.
6445 * - On failure, a negative value.
6448 ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
6449 enum rte_filter_op filter_op,
6452 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6455 MAC_TYPE_FILTER_SUP_EXT(hw->mac.type);
6457 if (filter_op == RTE_ETH_FILTER_NOP)
6461 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6466 switch (filter_op) {
6467 case RTE_ETH_FILTER_ADD:
6468 ret = ixgbe_add_del_ntuple_filter(dev,
6469 (struct rte_eth_ntuple_filter *)arg,
6472 case RTE_ETH_FILTER_DELETE:
6473 ret = ixgbe_add_del_ntuple_filter(dev,
6474 (struct rte_eth_ntuple_filter *)arg,
6477 case RTE_ETH_FILTER_GET:
6478 ret = ixgbe_get_ntuple_filter(dev,
6479 (struct rte_eth_ntuple_filter *)arg);
6482 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6490 ixgbe_add_del_ethertype_filter(struct rte_eth_dev *dev,
6491 struct rte_eth_ethertype_filter *filter,
6494 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6495 struct ixgbe_filter_info *filter_info =
6496 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6500 struct ixgbe_ethertype_filter ethertype_filter;
6502 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
6505 if (filter->ether_type == ETHER_TYPE_IPv4 ||
6506 filter->ether_type == ETHER_TYPE_IPv6) {
6507 PMD_DRV_LOG(ERR, "unsupported ether_type(0x%04x) in"
6508 " ethertype filter.", filter->ether_type);
6512 if (filter->flags & RTE_ETHTYPE_FLAGS_MAC) {
6513 PMD_DRV_LOG(ERR, "mac compare is unsupported.");
6516 if (filter->flags & RTE_ETHTYPE_FLAGS_DROP) {
6517 PMD_DRV_LOG(ERR, "drop option is unsupported.");
6521 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6522 if (ret >= 0 && add) {
6523 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter exists.",
6524 filter->ether_type);
6527 if (ret < 0 && !add) {
6528 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6529 filter->ether_type);
6534 etqf = IXGBE_ETQF_FILTER_EN;
6535 etqf |= (uint32_t)filter->ether_type;
6536 etqs |= (uint32_t)((filter->queue <<
6537 IXGBE_ETQS_RX_QUEUE_SHIFT) &
6538 IXGBE_ETQS_RX_QUEUE);
6539 etqs |= IXGBE_ETQS_QUEUE_EN;
6541 ethertype_filter.ethertype = filter->ether_type;
6542 ethertype_filter.etqf = etqf;
6543 ethertype_filter.etqs = etqs;
6544 ethertype_filter.conf = FALSE;
6545 ret = ixgbe_ethertype_filter_insert(filter_info,
6548 PMD_DRV_LOG(ERR, "ethertype filters are full.");
6552 ret = ixgbe_ethertype_filter_remove(filter_info, (uint8_t)ret);
6556 IXGBE_WRITE_REG(hw, IXGBE_ETQF(ret), etqf);
6557 IXGBE_WRITE_REG(hw, IXGBE_ETQS(ret), etqs);
6558 IXGBE_WRITE_FLUSH(hw);
6564 ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
6565 struct rte_eth_ethertype_filter *filter)
6567 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6568 struct ixgbe_filter_info *filter_info =
6569 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6570 uint32_t etqf, etqs;
6573 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6575 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6576 filter->ether_type);
6580 etqf = IXGBE_READ_REG(hw, IXGBE_ETQF(ret));
6581 if (etqf & IXGBE_ETQF_FILTER_EN) {
6582 etqs = IXGBE_READ_REG(hw, IXGBE_ETQS(ret));
6583 filter->ether_type = etqf & IXGBE_ETQF_ETHERTYPE;
6585 filter->queue = (etqs & IXGBE_ETQS_RX_QUEUE) >>
6586 IXGBE_ETQS_RX_QUEUE_SHIFT;
6593 * ixgbe_ethertype_filter_handle - Handle operations for ethertype filter.
6594 * @dev: pointer to rte_eth_dev structure
6595 * @filter_op:operation will be taken.
6596 * @arg: a pointer to specific structure corresponding to the filter_op
6599 ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
6600 enum rte_filter_op filter_op,
6603 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6606 MAC_TYPE_FILTER_SUP(hw->mac.type);
6608 if (filter_op == RTE_ETH_FILTER_NOP)
6612 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6617 switch (filter_op) {
6618 case RTE_ETH_FILTER_ADD:
6619 ret = ixgbe_add_del_ethertype_filter(dev,
6620 (struct rte_eth_ethertype_filter *)arg,
6623 case RTE_ETH_FILTER_DELETE:
6624 ret = ixgbe_add_del_ethertype_filter(dev,
6625 (struct rte_eth_ethertype_filter *)arg,
6628 case RTE_ETH_FILTER_GET:
6629 ret = ixgbe_get_ethertype_filter(dev,
6630 (struct rte_eth_ethertype_filter *)arg);
6633 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6641 ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
6642 enum rte_filter_type filter_type,
6643 enum rte_filter_op filter_op,
6648 switch (filter_type) {
6649 case RTE_ETH_FILTER_NTUPLE:
6650 ret = ixgbe_ntuple_filter_handle(dev, filter_op, arg);
6652 case RTE_ETH_FILTER_ETHERTYPE:
6653 ret = ixgbe_ethertype_filter_handle(dev, filter_op, arg);
6655 case RTE_ETH_FILTER_SYN:
6656 ret = ixgbe_syn_filter_handle(dev, filter_op, arg);
6658 case RTE_ETH_FILTER_FDIR:
6659 ret = ixgbe_fdir_ctrl_func(dev, filter_op, arg);
6661 case RTE_ETH_FILTER_L2_TUNNEL:
6662 ret = ixgbe_dev_l2_tunnel_filter_handle(dev, filter_op, arg);
6664 case RTE_ETH_FILTER_GENERIC:
6665 if (filter_op != RTE_ETH_FILTER_GET)
6667 *(const void **)arg = &ixgbe_flow_ops;
6670 PMD_DRV_LOG(WARNING, "Filter type (%d) not supported",
6680 ixgbe_dev_addr_list_itr(__attribute__((unused)) struct ixgbe_hw *hw,
6681 u8 **mc_addr_ptr, u32 *vmdq)
6686 mc_addr = *mc_addr_ptr;
6687 *mc_addr_ptr = (mc_addr + sizeof(struct ether_addr));
6692 ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
6693 struct ether_addr *mc_addr_set,
6694 uint32_t nb_mc_addr)
6696 struct ixgbe_hw *hw;
6699 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6700 mc_addr_list = (u8 *)mc_addr_set;
6701 return ixgbe_update_mc_addr_list(hw, mc_addr_list, nb_mc_addr,
6702 ixgbe_dev_addr_list_itr, TRUE);
6706 ixgbe_read_systime_cyclecounter(struct rte_eth_dev *dev)
6708 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6709 uint64_t systime_cycles;
6711 switch (hw->mac.type) {
6712 case ixgbe_mac_X550:
6713 case ixgbe_mac_X550EM_x:
6714 case ixgbe_mac_X550EM_a:
6715 /* SYSTIMEL stores ns and SYSTIMEH stores seconds. */
6716 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6717 systime_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6721 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6722 systime_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6726 return systime_cycles;
6730 ixgbe_read_rx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6732 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6733 uint64_t rx_tstamp_cycles;
6735 switch (hw->mac.type) {
6736 case ixgbe_mac_X550:
6737 case ixgbe_mac_X550EM_x:
6738 case ixgbe_mac_X550EM_a:
6739 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6740 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6741 rx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6745 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6746 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6747 rx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6751 return rx_tstamp_cycles;
6755 ixgbe_read_tx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6757 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6758 uint64_t tx_tstamp_cycles;
6760 switch (hw->mac.type) {
6761 case ixgbe_mac_X550:
6762 case ixgbe_mac_X550EM_x:
6763 case ixgbe_mac_X550EM_a:
6764 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6765 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6766 tx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6770 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6771 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6772 tx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6776 return tx_tstamp_cycles;
6780 ixgbe_start_timecounters(struct rte_eth_dev *dev)
6782 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6783 struct ixgbe_adapter *adapter =
6784 (struct ixgbe_adapter *)dev->data->dev_private;
6785 struct rte_eth_link link;
6786 uint32_t incval = 0;
6789 /* Get current link speed. */
6790 memset(&link, 0, sizeof(link));
6791 ixgbe_dev_link_update(dev, 1);
6792 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
6794 switch (link.link_speed) {
6795 case ETH_SPEED_NUM_100M:
6796 incval = IXGBE_INCVAL_100;
6797 shift = IXGBE_INCVAL_SHIFT_100;
6799 case ETH_SPEED_NUM_1G:
6800 incval = IXGBE_INCVAL_1GB;
6801 shift = IXGBE_INCVAL_SHIFT_1GB;
6803 case ETH_SPEED_NUM_10G:
6805 incval = IXGBE_INCVAL_10GB;
6806 shift = IXGBE_INCVAL_SHIFT_10GB;
6810 switch (hw->mac.type) {
6811 case ixgbe_mac_X550:
6812 case ixgbe_mac_X550EM_x:
6813 case ixgbe_mac_X550EM_a:
6814 /* Independent of link speed. */
6816 /* Cycles read will be interpreted as ns. */
6819 case ixgbe_mac_X540:
6820 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, incval);
6822 case ixgbe_mac_82599EB:
6823 incval >>= IXGBE_INCVAL_SHIFT_82599;
6824 shift -= IXGBE_INCVAL_SHIFT_82599;
6825 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA,
6826 (1 << IXGBE_INCPER_SHIFT_82599) | incval);
6829 /* Not supported. */
6833 memset(&adapter->systime_tc, 0, sizeof(struct rte_timecounter));
6834 memset(&adapter->rx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6835 memset(&adapter->tx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6837 adapter->systime_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6838 adapter->systime_tc.cc_shift = shift;
6839 adapter->systime_tc.nsec_mask = (1ULL << shift) - 1;
6841 adapter->rx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6842 adapter->rx_tstamp_tc.cc_shift = shift;
6843 adapter->rx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6845 adapter->tx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6846 adapter->tx_tstamp_tc.cc_shift = shift;
6847 adapter->tx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6851 ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta)
6853 struct ixgbe_adapter *adapter =
6854 (struct ixgbe_adapter *)dev->data->dev_private;
6856 adapter->systime_tc.nsec += delta;
6857 adapter->rx_tstamp_tc.nsec += delta;
6858 adapter->tx_tstamp_tc.nsec += delta;
6864 ixgbe_timesync_write_time(struct rte_eth_dev *dev, const struct timespec *ts)
6867 struct ixgbe_adapter *adapter =
6868 (struct ixgbe_adapter *)dev->data->dev_private;
6870 ns = rte_timespec_to_ns(ts);
6871 /* Set the timecounters to a new value. */
6872 adapter->systime_tc.nsec = ns;
6873 adapter->rx_tstamp_tc.nsec = ns;
6874 adapter->tx_tstamp_tc.nsec = ns;
6880 ixgbe_timesync_read_time(struct rte_eth_dev *dev, struct timespec *ts)
6882 uint64_t ns, systime_cycles;
6883 struct ixgbe_adapter *adapter =
6884 (struct ixgbe_adapter *)dev->data->dev_private;
6886 systime_cycles = ixgbe_read_systime_cyclecounter(dev);
6887 ns = rte_timecounter_update(&adapter->systime_tc, systime_cycles);
6888 *ts = rte_ns_to_timespec(ns);
6894 ixgbe_timesync_enable(struct rte_eth_dev *dev)
6896 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6900 /* Stop the timesync system time. */
6901 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0x0);
6902 /* Reset the timesync system time value. */
6903 IXGBE_WRITE_REG(hw, IXGBE_SYSTIML, 0x0);
6904 IXGBE_WRITE_REG(hw, IXGBE_SYSTIMH, 0x0);
6906 /* Enable system time for platforms where it isn't on by default. */
6907 tsauxc = IXGBE_READ_REG(hw, IXGBE_TSAUXC);
6908 tsauxc &= ~IXGBE_TSAUXC_DISABLE_SYSTIME;
6909 IXGBE_WRITE_REG(hw, IXGBE_TSAUXC, tsauxc);
6911 ixgbe_start_timecounters(dev);
6913 /* Enable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6914 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588),
6916 IXGBE_ETQF_FILTER_EN |
6919 /* Enable timestamping of received PTP packets. */
6920 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6921 tsync_ctl |= IXGBE_TSYNCRXCTL_ENABLED;
6922 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6924 /* Enable timestamping of transmitted PTP packets. */
6925 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6926 tsync_ctl |= IXGBE_TSYNCTXCTL_ENABLED;
6927 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6929 IXGBE_WRITE_FLUSH(hw);
6935 ixgbe_timesync_disable(struct rte_eth_dev *dev)
6937 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6940 /* Disable timestamping of transmitted PTP packets. */
6941 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6942 tsync_ctl &= ~IXGBE_TSYNCTXCTL_ENABLED;
6943 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6945 /* Disable timestamping of received PTP packets. */
6946 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6947 tsync_ctl &= ~IXGBE_TSYNCRXCTL_ENABLED;
6948 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6950 /* Disable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6951 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588), 0);
6953 /* Stop incrementating the System Time registers. */
6954 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0);
6960 ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
6961 struct timespec *timestamp,
6962 uint32_t flags __rte_unused)
6964 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6965 struct ixgbe_adapter *adapter =
6966 (struct ixgbe_adapter *)dev->data->dev_private;
6967 uint32_t tsync_rxctl;
6968 uint64_t rx_tstamp_cycles;
6971 tsync_rxctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6972 if ((tsync_rxctl & IXGBE_TSYNCRXCTL_VALID) == 0)
6975 rx_tstamp_cycles = ixgbe_read_rx_tstamp_cyclecounter(dev);
6976 ns = rte_timecounter_update(&adapter->rx_tstamp_tc, rx_tstamp_cycles);
6977 *timestamp = rte_ns_to_timespec(ns);
6983 ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
6984 struct timespec *timestamp)
6986 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6987 struct ixgbe_adapter *adapter =
6988 (struct ixgbe_adapter *)dev->data->dev_private;
6989 uint32_t tsync_txctl;
6990 uint64_t tx_tstamp_cycles;
6993 tsync_txctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6994 if ((tsync_txctl & IXGBE_TSYNCTXCTL_VALID) == 0)
6997 tx_tstamp_cycles = ixgbe_read_tx_tstamp_cyclecounter(dev);
6998 ns = rte_timecounter_update(&adapter->tx_tstamp_tc, tx_tstamp_cycles);
6999 *timestamp = rte_ns_to_timespec(ns);
7005 ixgbe_get_reg_length(struct rte_eth_dev *dev)
7007 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7010 const struct reg_info *reg_group;
7011 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
7012 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
7014 while ((reg_group = reg_set[g_ind++]))
7015 count += ixgbe_regs_group_count(reg_group);
7021 ixgbevf_get_reg_length(struct rte_eth_dev *dev __rte_unused)
7025 const struct reg_info *reg_group;
7027 while ((reg_group = ixgbevf_regs[g_ind++]))
7028 count += ixgbe_regs_group_count(reg_group);
7034 ixgbe_get_regs(struct rte_eth_dev *dev,
7035 struct rte_dev_reg_info *regs)
7037 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7038 uint32_t *data = regs->data;
7041 const struct reg_info *reg_group;
7042 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
7043 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
7046 regs->length = ixgbe_get_reg_length(dev);
7047 regs->width = sizeof(uint32_t);
7051 /* Support only full register dump */
7052 if ((regs->length == 0) ||
7053 (regs->length == (uint32_t)ixgbe_get_reg_length(dev))) {
7054 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
7056 while ((reg_group = reg_set[g_ind++]))
7057 count += ixgbe_read_regs_group(dev, &data[count],
7066 ixgbevf_get_regs(struct rte_eth_dev *dev,
7067 struct rte_dev_reg_info *regs)
7069 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7070 uint32_t *data = regs->data;
7073 const struct reg_info *reg_group;
7076 regs->length = ixgbevf_get_reg_length(dev);
7077 regs->width = sizeof(uint32_t);
7081 /* Support only full register dump */
7082 if ((regs->length == 0) ||
7083 (regs->length == (uint32_t)ixgbevf_get_reg_length(dev))) {
7084 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
7086 while ((reg_group = ixgbevf_regs[g_ind++]))
7087 count += ixgbe_read_regs_group(dev, &data[count],
7096 ixgbe_get_eeprom_length(struct rte_eth_dev *dev)
7098 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7100 /* Return unit is byte count */
7101 return hw->eeprom.word_size * 2;
7105 ixgbe_get_eeprom(struct rte_eth_dev *dev,
7106 struct rte_dev_eeprom_info *in_eeprom)
7108 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7109 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
7110 uint16_t *data = in_eeprom->data;
7113 first = in_eeprom->offset >> 1;
7114 length = in_eeprom->length >> 1;
7115 if ((first > hw->eeprom.word_size) ||
7116 ((first + length) > hw->eeprom.word_size))
7119 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
7121 return eeprom->ops.read_buffer(hw, first, length, data);
7125 ixgbe_set_eeprom(struct rte_eth_dev *dev,
7126 struct rte_dev_eeprom_info *in_eeprom)
7128 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7129 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
7130 uint16_t *data = in_eeprom->data;
7133 first = in_eeprom->offset >> 1;
7134 length = in_eeprom->length >> 1;
7135 if ((first > hw->eeprom.word_size) ||
7136 ((first + length) > hw->eeprom.word_size))
7139 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
7141 return eeprom->ops.write_buffer(hw, first, length, data);
7145 ixgbe_reta_size_get(enum ixgbe_mac_type mac_type) {
7147 case ixgbe_mac_X550:
7148 case ixgbe_mac_X550EM_x:
7149 case ixgbe_mac_X550EM_a:
7150 return ETH_RSS_RETA_SIZE_512;
7151 case ixgbe_mac_X550_vf:
7152 case ixgbe_mac_X550EM_x_vf:
7153 case ixgbe_mac_X550EM_a_vf:
7154 return ETH_RSS_RETA_SIZE_64;
7156 return ETH_RSS_RETA_SIZE_128;
7161 ixgbe_reta_reg_get(enum ixgbe_mac_type mac_type, uint16_t reta_idx) {
7163 case ixgbe_mac_X550:
7164 case ixgbe_mac_X550EM_x:
7165 case ixgbe_mac_X550EM_a:
7166 if (reta_idx < ETH_RSS_RETA_SIZE_128)
7167 return IXGBE_RETA(reta_idx >> 2);
7169 return IXGBE_ERETA((reta_idx - ETH_RSS_RETA_SIZE_128) >> 2);
7170 case ixgbe_mac_X550_vf:
7171 case ixgbe_mac_X550EM_x_vf:
7172 case ixgbe_mac_X550EM_a_vf:
7173 return IXGBE_VFRETA(reta_idx >> 2);
7175 return IXGBE_RETA(reta_idx >> 2);
7180 ixgbe_mrqc_reg_get(enum ixgbe_mac_type mac_type) {
7182 case ixgbe_mac_X550_vf:
7183 case ixgbe_mac_X550EM_x_vf:
7184 case ixgbe_mac_X550EM_a_vf:
7185 return IXGBE_VFMRQC;
7192 ixgbe_rssrk_reg_get(enum ixgbe_mac_type mac_type, uint8_t i) {
7194 case ixgbe_mac_X550_vf:
7195 case ixgbe_mac_X550EM_x_vf:
7196 case ixgbe_mac_X550EM_a_vf:
7197 return IXGBE_VFRSSRK(i);
7199 return IXGBE_RSSRK(i);
7204 ixgbe_rss_update_sp(enum ixgbe_mac_type mac_type) {
7206 case ixgbe_mac_82599_vf:
7207 case ixgbe_mac_X540_vf:
7215 ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
7216 struct rte_eth_dcb_info *dcb_info)
7218 struct ixgbe_dcb_config *dcb_config =
7219 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
7220 struct ixgbe_dcb_tc_config *tc;
7223 if (dev->data->dev_conf.rxmode.mq_mode & ETH_MQ_RX_DCB_FLAG)
7224 dcb_info->nb_tcs = dcb_config->num_tcs.pg_tcs;
7226 dcb_info->nb_tcs = 1;
7228 if (dcb_config->vt_mode) { /* vt is enabled*/
7229 struct rte_eth_vmdq_dcb_conf *vmdq_rx_conf =
7230 &dev->data->dev_conf.rx_adv_conf.vmdq_dcb_conf;
7231 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
7232 dcb_info->prio_tc[i] = vmdq_rx_conf->dcb_tc[i];
7233 for (i = 0; i < vmdq_rx_conf->nb_queue_pools; i++) {
7234 for (j = 0; j < dcb_info->nb_tcs; j++) {
7235 dcb_info->tc_queue.tc_rxq[i][j].base =
7236 i * dcb_info->nb_tcs + j;
7237 dcb_info->tc_queue.tc_rxq[i][j].nb_queue = 1;
7238 dcb_info->tc_queue.tc_txq[i][j].base =
7239 i * dcb_info->nb_tcs + j;
7240 dcb_info->tc_queue.tc_txq[i][j].nb_queue = 1;
7243 } else { /* vt is disabled*/
7244 struct rte_eth_dcb_rx_conf *rx_conf =
7245 &dev->data->dev_conf.rx_adv_conf.dcb_rx_conf;
7246 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
7247 dcb_info->prio_tc[i] = rx_conf->dcb_tc[i];
7248 if (dcb_info->nb_tcs == ETH_4_TCS) {
7249 for (i = 0; i < dcb_info->nb_tcs; i++) {
7250 dcb_info->tc_queue.tc_rxq[0][i].base = i * 32;
7251 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
7253 dcb_info->tc_queue.tc_txq[0][0].base = 0;
7254 dcb_info->tc_queue.tc_txq[0][1].base = 64;
7255 dcb_info->tc_queue.tc_txq[0][2].base = 96;
7256 dcb_info->tc_queue.tc_txq[0][3].base = 112;
7257 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 64;
7258 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
7259 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
7260 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
7261 } else if (dcb_info->nb_tcs == ETH_8_TCS) {
7262 for (i = 0; i < dcb_info->nb_tcs; i++) {
7263 dcb_info->tc_queue.tc_rxq[0][i].base = i * 16;
7264 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
7266 dcb_info->tc_queue.tc_txq[0][0].base = 0;
7267 dcb_info->tc_queue.tc_txq[0][1].base = 32;
7268 dcb_info->tc_queue.tc_txq[0][2].base = 64;
7269 dcb_info->tc_queue.tc_txq[0][3].base = 80;
7270 dcb_info->tc_queue.tc_txq[0][4].base = 96;
7271 dcb_info->tc_queue.tc_txq[0][5].base = 104;
7272 dcb_info->tc_queue.tc_txq[0][6].base = 112;
7273 dcb_info->tc_queue.tc_txq[0][7].base = 120;
7274 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 32;
7275 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
7276 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
7277 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
7278 dcb_info->tc_queue.tc_txq[0][4].nb_queue = 8;
7279 dcb_info->tc_queue.tc_txq[0][5].nb_queue = 8;
7280 dcb_info->tc_queue.tc_txq[0][6].nb_queue = 8;
7281 dcb_info->tc_queue.tc_txq[0][7].nb_queue = 8;
7284 for (i = 0; i < dcb_info->nb_tcs; i++) {
7285 tc = &dcb_config->tc_config[i];
7286 dcb_info->tc_bws[i] = tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent;
7291 /* Update e-tag ether type */
7293 ixgbe_update_e_tag_eth_type(struct ixgbe_hw *hw,
7294 uint16_t ether_type)
7296 uint32_t etag_etype;
7298 if (hw->mac.type != ixgbe_mac_X550 &&
7299 hw->mac.type != ixgbe_mac_X550EM_x &&
7300 hw->mac.type != ixgbe_mac_X550EM_a) {
7304 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7305 etag_etype &= ~IXGBE_ETAG_ETYPE_MASK;
7306 etag_etype |= ether_type;
7307 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7308 IXGBE_WRITE_FLUSH(hw);
7313 /* Config l2 tunnel ether type */
7315 ixgbe_dev_l2_tunnel_eth_type_conf(struct rte_eth_dev *dev,
7316 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7319 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7320 struct ixgbe_l2_tn_info *l2_tn_info =
7321 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7323 if (l2_tunnel == NULL)
7326 switch (l2_tunnel->l2_tunnel_type) {
7327 case RTE_L2_TUNNEL_TYPE_E_TAG:
7328 l2_tn_info->e_tag_ether_type = l2_tunnel->ether_type;
7329 ret = ixgbe_update_e_tag_eth_type(hw, l2_tunnel->ether_type);
7332 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7340 /* Enable e-tag tunnel */
7342 ixgbe_e_tag_enable(struct ixgbe_hw *hw)
7344 uint32_t etag_etype;
7346 if (hw->mac.type != ixgbe_mac_X550 &&
7347 hw->mac.type != ixgbe_mac_X550EM_x &&
7348 hw->mac.type != ixgbe_mac_X550EM_a) {
7352 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7353 etag_etype |= IXGBE_ETAG_ETYPE_VALID;
7354 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7355 IXGBE_WRITE_FLUSH(hw);
7360 /* Enable l2 tunnel */
7362 ixgbe_dev_l2_tunnel_enable(struct rte_eth_dev *dev,
7363 enum rte_eth_tunnel_type l2_tunnel_type)
7366 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7367 struct ixgbe_l2_tn_info *l2_tn_info =
7368 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7370 switch (l2_tunnel_type) {
7371 case RTE_L2_TUNNEL_TYPE_E_TAG:
7372 l2_tn_info->e_tag_en = TRUE;
7373 ret = ixgbe_e_tag_enable(hw);
7376 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7384 /* Disable e-tag tunnel */
7386 ixgbe_e_tag_disable(struct ixgbe_hw *hw)
7388 uint32_t etag_etype;
7390 if (hw->mac.type != ixgbe_mac_X550 &&
7391 hw->mac.type != ixgbe_mac_X550EM_x &&
7392 hw->mac.type != ixgbe_mac_X550EM_a) {
7396 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
7397 etag_etype &= ~IXGBE_ETAG_ETYPE_VALID;
7398 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
7399 IXGBE_WRITE_FLUSH(hw);
7404 /* Disable l2 tunnel */
7406 ixgbe_dev_l2_tunnel_disable(struct rte_eth_dev *dev,
7407 enum rte_eth_tunnel_type l2_tunnel_type)
7410 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7411 struct ixgbe_l2_tn_info *l2_tn_info =
7412 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7414 switch (l2_tunnel_type) {
7415 case RTE_L2_TUNNEL_TYPE_E_TAG:
7416 l2_tn_info->e_tag_en = FALSE;
7417 ret = ixgbe_e_tag_disable(hw);
7420 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7429 ixgbe_e_tag_filter_del(struct rte_eth_dev *dev,
7430 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7433 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7434 uint32_t i, rar_entries;
7435 uint32_t rar_low, rar_high;
7437 if (hw->mac.type != ixgbe_mac_X550 &&
7438 hw->mac.type != ixgbe_mac_X550EM_x &&
7439 hw->mac.type != ixgbe_mac_X550EM_a) {
7443 rar_entries = ixgbe_get_num_rx_addrs(hw);
7445 for (i = 1; i < rar_entries; i++) {
7446 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7447 rar_low = IXGBE_READ_REG(hw, IXGBE_RAL(i));
7448 if ((rar_high & IXGBE_RAH_AV) &&
7449 (rar_high & IXGBE_RAH_ADTYPE) &&
7450 ((rar_low & IXGBE_RAL_ETAG_FILTER_MASK) ==
7451 l2_tunnel->tunnel_id)) {
7452 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), 0);
7453 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), 0);
7455 ixgbe_clear_vmdq(hw, i, IXGBE_CLEAR_VMDQ_ALL);
7465 ixgbe_e_tag_filter_add(struct rte_eth_dev *dev,
7466 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7469 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7470 uint32_t i, rar_entries;
7471 uint32_t rar_low, rar_high;
7473 if (hw->mac.type != ixgbe_mac_X550 &&
7474 hw->mac.type != ixgbe_mac_X550EM_x &&
7475 hw->mac.type != ixgbe_mac_X550EM_a) {
7479 /* One entry for one tunnel. Try to remove potential existing entry. */
7480 ixgbe_e_tag_filter_del(dev, l2_tunnel);
7482 rar_entries = ixgbe_get_num_rx_addrs(hw);
7484 for (i = 1; i < rar_entries; i++) {
7485 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7486 if (rar_high & IXGBE_RAH_AV) {
7489 ixgbe_set_vmdq(hw, i, l2_tunnel->pool);
7490 rar_high = IXGBE_RAH_AV | IXGBE_RAH_ADTYPE;
7491 rar_low = l2_tunnel->tunnel_id;
7493 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), rar_low);
7494 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), rar_high);
7500 PMD_INIT_LOG(NOTICE, "The table of E-tag forwarding rule is full."
7501 " Please remove a rule before adding a new one.");
7505 static inline struct ixgbe_l2_tn_filter *
7506 ixgbe_l2_tn_filter_lookup(struct ixgbe_l2_tn_info *l2_tn_info,
7507 struct ixgbe_l2_tn_key *key)
7511 ret = rte_hash_lookup(l2_tn_info->hash_handle, (const void *)key);
7515 return l2_tn_info->hash_map[ret];
7519 ixgbe_insert_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7520 struct ixgbe_l2_tn_filter *l2_tn_filter)
7524 ret = rte_hash_add_key(l2_tn_info->hash_handle,
7525 &l2_tn_filter->key);
7529 "Failed to insert L2 tunnel filter"
7530 " to hash table %d!",
7535 l2_tn_info->hash_map[ret] = l2_tn_filter;
7537 TAILQ_INSERT_TAIL(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7543 ixgbe_remove_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7544 struct ixgbe_l2_tn_key *key)
7547 struct ixgbe_l2_tn_filter *l2_tn_filter;
7549 ret = rte_hash_del_key(l2_tn_info->hash_handle, key);
7553 "No such L2 tunnel filter to delete %d!",
7558 l2_tn_filter = l2_tn_info->hash_map[ret];
7559 l2_tn_info->hash_map[ret] = NULL;
7561 TAILQ_REMOVE(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7562 rte_free(l2_tn_filter);
7567 /* Add l2 tunnel filter */
7569 ixgbe_dev_l2_tunnel_filter_add(struct rte_eth_dev *dev,
7570 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7574 struct ixgbe_l2_tn_info *l2_tn_info =
7575 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7576 struct ixgbe_l2_tn_key key;
7577 struct ixgbe_l2_tn_filter *node;
7580 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7581 key.tn_id = l2_tunnel->tunnel_id;
7583 node = ixgbe_l2_tn_filter_lookup(l2_tn_info, &key);
7587 "The L2 tunnel filter already exists!");
7591 node = rte_zmalloc("ixgbe_l2_tn",
7592 sizeof(struct ixgbe_l2_tn_filter),
7597 rte_memcpy(&node->key,
7599 sizeof(struct ixgbe_l2_tn_key));
7600 node->pool = l2_tunnel->pool;
7601 ret = ixgbe_insert_l2_tn_filter(l2_tn_info, node);
7608 switch (l2_tunnel->l2_tunnel_type) {
7609 case RTE_L2_TUNNEL_TYPE_E_TAG:
7610 ret = ixgbe_e_tag_filter_add(dev, l2_tunnel);
7613 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7618 if ((!restore) && (ret < 0))
7619 (void)ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7624 /* Delete l2 tunnel filter */
7626 ixgbe_dev_l2_tunnel_filter_del(struct rte_eth_dev *dev,
7627 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7630 struct ixgbe_l2_tn_info *l2_tn_info =
7631 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7632 struct ixgbe_l2_tn_key key;
7634 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7635 key.tn_id = l2_tunnel->tunnel_id;
7636 ret = ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7640 switch (l2_tunnel->l2_tunnel_type) {
7641 case RTE_L2_TUNNEL_TYPE_E_TAG:
7642 ret = ixgbe_e_tag_filter_del(dev, l2_tunnel);
7645 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7654 * ixgbe_dev_l2_tunnel_filter_handle - Handle operations for l2 tunnel filter.
7655 * @dev: pointer to rte_eth_dev structure
7656 * @filter_op:operation will be taken.
7657 * @arg: a pointer to specific structure corresponding to the filter_op
7660 ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
7661 enum rte_filter_op filter_op,
7666 if (filter_op == RTE_ETH_FILTER_NOP)
7670 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
7675 switch (filter_op) {
7676 case RTE_ETH_FILTER_ADD:
7677 ret = ixgbe_dev_l2_tunnel_filter_add
7679 (struct rte_eth_l2_tunnel_conf *)arg,
7682 case RTE_ETH_FILTER_DELETE:
7683 ret = ixgbe_dev_l2_tunnel_filter_del
7685 (struct rte_eth_l2_tunnel_conf *)arg);
7688 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
7696 ixgbe_e_tag_forwarding_en_dis(struct rte_eth_dev *dev, bool en)
7700 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7702 if (hw->mac.type != ixgbe_mac_X550 &&
7703 hw->mac.type != ixgbe_mac_X550EM_x &&
7704 hw->mac.type != ixgbe_mac_X550EM_a) {
7708 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
7709 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
7711 ctrl |= IXGBE_VT_CTL_POOLING_MODE_ETAG;
7712 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
7717 /* Enable l2 tunnel forwarding */
7719 ixgbe_dev_l2_tunnel_forwarding_enable
7720 (struct rte_eth_dev *dev,
7721 enum rte_eth_tunnel_type l2_tunnel_type)
7723 struct ixgbe_l2_tn_info *l2_tn_info =
7724 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7727 switch (l2_tunnel_type) {
7728 case RTE_L2_TUNNEL_TYPE_E_TAG:
7729 l2_tn_info->e_tag_fwd_en = TRUE;
7730 ret = ixgbe_e_tag_forwarding_en_dis(dev, 1);
7733 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7741 /* Disable l2 tunnel forwarding */
7743 ixgbe_dev_l2_tunnel_forwarding_disable
7744 (struct rte_eth_dev *dev,
7745 enum rte_eth_tunnel_type l2_tunnel_type)
7747 struct ixgbe_l2_tn_info *l2_tn_info =
7748 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7751 switch (l2_tunnel_type) {
7752 case RTE_L2_TUNNEL_TYPE_E_TAG:
7753 l2_tn_info->e_tag_fwd_en = FALSE;
7754 ret = ixgbe_e_tag_forwarding_en_dis(dev, 0);
7757 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7766 ixgbe_e_tag_insertion_en_dis(struct rte_eth_dev *dev,
7767 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7770 struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
7772 uint32_t vmtir, vmvir;
7773 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7775 if (l2_tunnel->vf_id >= pci_dev->max_vfs) {
7777 "VF id %u should be less than %u",
7783 if (hw->mac.type != ixgbe_mac_X550 &&
7784 hw->mac.type != ixgbe_mac_X550EM_x &&
7785 hw->mac.type != ixgbe_mac_X550EM_a) {
7790 vmtir = l2_tunnel->tunnel_id;
7794 IXGBE_WRITE_REG(hw, IXGBE_VMTIR(l2_tunnel->vf_id), vmtir);
7796 vmvir = IXGBE_READ_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id));
7797 vmvir &= ~IXGBE_VMVIR_TAGA_MASK;
7799 vmvir |= IXGBE_VMVIR_TAGA_ETAG_INSERT;
7800 IXGBE_WRITE_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id), vmvir);
7805 /* Enable l2 tunnel tag insertion */
7807 ixgbe_dev_l2_tunnel_insertion_enable(struct rte_eth_dev *dev,
7808 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7812 switch (l2_tunnel->l2_tunnel_type) {
7813 case RTE_L2_TUNNEL_TYPE_E_TAG:
7814 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 1);
7817 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7825 /* Disable l2 tunnel tag insertion */
7827 ixgbe_dev_l2_tunnel_insertion_disable
7828 (struct rte_eth_dev *dev,
7829 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7833 switch (l2_tunnel->l2_tunnel_type) {
7834 case RTE_L2_TUNNEL_TYPE_E_TAG:
7835 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 0);
7838 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7847 ixgbe_e_tag_stripping_en_dis(struct rte_eth_dev *dev,
7852 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7854 if (hw->mac.type != ixgbe_mac_X550 &&
7855 hw->mac.type != ixgbe_mac_X550EM_x &&
7856 hw->mac.type != ixgbe_mac_X550EM_a) {
7860 qde = IXGBE_READ_REG(hw, IXGBE_QDE);
7862 qde |= IXGBE_QDE_STRIP_TAG;
7864 qde &= ~IXGBE_QDE_STRIP_TAG;
7865 qde &= ~IXGBE_QDE_READ;
7866 qde |= IXGBE_QDE_WRITE;
7867 IXGBE_WRITE_REG(hw, IXGBE_QDE, qde);
7872 /* Enable l2 tunnel tag stripping */
7874 ixgbe_dev_l2_tunnel_stripping_enable
7875 (struct rte_eth_dev *dev,
7876 enum rte_eth_tunnel_type l2_tunnel_type)
7880 switch (l2_tunnel_type) {
7881 case RTE_L2_TUNNEL_TYPE_E_TAG:
7882 ret = ixgbe_e_tag_stripping_en_dis(dev, 1);
7885 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7893 /* Disable l2 tunnel tag stripping */
7895 ixgbe_dev_l2_tunnel_stripping_disable
7896 (struct rte_eth_dev *dev,
7897 enum rte_eth_tunnel_type l2_tunnel_type)
7901 switch (l2_tunnel_type) {
7902 case RTE_L2_TUNNEL_TYPE_E_TAG:
7903 ret = ixgbe_e_tag_stripping_en_dis(dev, 0);
7906 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7914 /* Enable/disable l2 tunnel offload functions */
7916 ixgbe_dev_l2_tunnel_offload_set
7917 (struct rte_eth_dev *dev,
7918 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7924 if (l2_tunnel == NULL)
7928 if (mask & ETH_L2_TUNNEL_ENABLE_MASK) {
7930 ret = ixgbe_dev_l2_tunnel_enable(
7932 l2_tunnel->l2_tunnel_type);
7934 ret = ixgbe_dev_l2_tunnel_disable(
7936 l2_tunnel->l2_tunnel_type);
7939 if (mask & ETH_L2_TUNNEL_INSERTION_MASK) {
7941 ret = ixgbe_dev_l2_tunnel_insertion_enable(
7945 ret = ixgbe_dev_l2_tunnel_insertion_disable(
7950 if (mask & ETH_L2_TUNNEL_STRIPPING_MASK) {
7952 ret = ixgbe_dev_l2_tunnel_stripping_enable(
7954 l2_tunnel->l2_tunnel_type);
7956 ret = ixgbe_dev_l2_tunnel_stripping_disable(
7958 l2_tunnel->l2_tunnel_type);
7961 if (mask & ETH_L2_TUNNEL_FORWARDING_MASK) {
7963 ret = ixgbe_dev_l2_tunnel_forwarding_enable(
7965 l2_tunnel->l2_tunnel_type);
7967 ret = ixgbe_dev_l2_tunnel_forwarding_disable(
7969 l2_tunnel->l2_tunnel_type);
7976 ixgbe_update_vxlan_port(struct ixgbe_hw *hw,
7979 IXGBE_WRITE_REG(hw, IXGBE_VXLANCTRL, port);
7980 IXGBE_WRITE_FLUSH(hw);
7985 /* There's only one register for VxLAN UDP port.
7986 * So, we cannot add several ports. Will update it.
7989 ixgbe_add_vxlan_port(struct ixgbe_hw *hw,
7993 PMD_DRV_LOG(ERR, "Add VxLAN port 0 is not allowed.");
7997 return ixgbe_update_vxlan_port(hw, port);
8000 /* We cannot delete the VxLAN port. For there's a register for VxLAN
8001 * UDP port, it must have a value.
8002 * So, will reset it to the original value 0.
8005 ixgbe_del_vxlan_port(struct ixgbe_hw *hw,
8010 cur_port = (uint16_t)IXGBE_READ_REG(hw, IXGBE_VXLANCTRL);
8012 if (cur_port != port) {
8013 PMD_DRV_LOG(ERR, "Port %u does not exist.", port);
8017 return ixgbe_update_vxlan_port(hw, 0);
8020 /* Add UDP tunneling port */
8022 ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
8023 struct rte_eth_udp_tunnel *udp_tunnel)
8026 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8028 if (hw->mac.type != ixgbe_mac_X550 &&
8029 hw->mac.type != ixgbe_mac_X550EM_x &&
8030 hw->mac.type != ixgbe_mac_X550EM_a) {
8034 if (udp_tunnel == NULL)
8037 switch (udp_tunnel->prot_type) {
8038 case RTE_TUNNEL_TYPE_VXLAN:
8039 ret = ixgbe_add_vxlan_port(hw, udp_tunnel->udp_port);
8042 case RTE_TUNNEL_TYPE_GENEVE:
8043 case RTE_TUNNEL_TYPE_TEREDO:
8044 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
8049 PMD_DRV_LOG(ERR, "Invalid tunnel type");
8057 /* Remove UDP tunneling port */
8059 ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
8060 struct rte_eth_udp_tunnel *udp_tunnel)
8063 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8065 if (hw->mac.type != ixgbe_mac_X550 &&
8066 hw->mac.type != ixgbe_mac_X550EM_x &&
8067 hw->mac.type != ixgbe_mac_X550EM_a) {
8071 if (udp_tunnel == NULL)
8074 switch (udp_tunnel->prot_type) {
8075 case RTE_TUNNEL_TYPE_VXLAN:
8076 ret = ixgbe_del_vxlan_port(hw, udp_tunnel->udp_port);
8078 case RTE_TUNNEL_TYPE_GENEVE:
8079 case RTE_TUNNEL_TYPE_TEREDO:
8080 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
8084 PMD_DRV_LOG(ERR, "Invalid tunnel type");
8093 ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev)
8095 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8097 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_ALLMULTI);
8101 ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev)
8103 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8105 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_MULTI);
8108 static void ixgbevf_mbx_process(struct rte_eth_dev *dev)
8110 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8113 if (ixgbe_read_mbx(hw, &in_msg, 1, 0))
8116 /* PF reset VF event */
8117 if (in_msg == IXGBE_PF_CONTROL_MSG)
8118 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_RESET,
8123 ixgbevf_dev_interrupt_get_status(struct rte_eth_dev *dev)
8126 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8127 struct ixgbe_interrupt *intr =
8128 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
8129 ixgbevf_intr_disable(hw);
8131 /* read-on-clear nic registers here */
8132 eicr = IXGBE_READ_REG(hw, IXGBE_VTEICR);
8135 /* only one misc vector supported - mailbox */
8136 eicr &= IXGBE_VTEICR_MASK;
8137 if (eicr == IXGBE_MISC_VEC_ID)
8138 intr->flags |= IXGBE_FLAG_MAILBOX;
8144 ixgbevf_dev_interrupt_action(struct rte_eth_dev *dev)
8146 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8147 struct ixgbe_interrupt *intr =
8148 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
8150 if (intr->flags & IXGBE_FLAG_MAILBOX) {
8151 ixgbevf_mbx_process(dev);
8152 intr->flags &= ~IXGBE_FLAG_MAILBOX;
8155 ixgbevf_intr_enable(hw);
8161 ixgbevf_dev_interrupt_handler(void *param)
8163 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
8165 ixgbevf_dev_interrupt_get_status(dev);
8166 ixgbevf_dev_interrupt_action(dev);
8170 * ixgbe_disable_sec_tx_path_generic - Stops the transmit data path
8171 * @hw: pointer to hardware structure
8173 * Stops the transmit data path and waits for the HW to internally empty
8174 * the Tx security block
8176 int ixgbe_disable_sec_tx_path_generic(struct ixgbe_hw *hw)
8178 #define IXGBE_MAX_SECTX_POLL 40
8183 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
8184 sectxreg |= IXGBE_SECTXCTRL_TX_DIS;
8185 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
8186 for (i = 0; i < IXGBE_MAX_SECTX_POLL; i++) {
8187 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXSTAT);
8188 if (sectxreg & IXGBE_SECTXSTAT_SECTX_RDY)
8190 /* Use interrupt-safe sleep just in case */
8194 /* For informational purposes only */
8195 if (i >= IXGBE_MAX_SECTX_POLL)
8196 PMD_DRV_LOG(DEBUG, "Tx unit being enabled before security "
8197 "path fully disabled. Continuing with init.");
8199 return IXGBE_SUCCESS;
8203 * ixgbe_enable_sec_tx_path_generic - Enables the transmit data path
8204 * @hw: pointer to hardware structure
8206 * Enables the transmit data path.
8208 int ixgbe_enable_sec_tx_path_generic(struct ixgbe_hw *hw)
8212 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
8213 sectxreg &= ~IXGBE_SECTXCTRL_TX_DIS;
8214 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
8215 IXGBE_WRITE_FLUSH(hw);
8217 return IXGBE_SUCCESS;
8220 /* restore n-tuple filter */
8222 ixgbe_ntuple_filter_restore(struct rte_eth_dev *dev)
8224 struct ixgbe_filter_info *filter_info =
8225 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8226 struct ixgbe_5tuple_filter *node;
8228 TAILQ_FOREACH(node, &filter_info->fivetuple_list, entries) {
8229 ixgbe_inject_5tuple_filter(dev, node);
8233 /* restore ethernet type filter */
8235 ixgbe_ethertype_filter_restore(struct rte_eth_dev *dev)
8237 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8238 struct ixgbe_filter_info *filter_info =
8239 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8242 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
8243 if (filter_info->ethertype_mask & (1 << i)) {
8244 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i),
8245 filter_info->ethertype_filters[i].etqf);
8246 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i),
8247 filter_info->ethertype_filters[i].etqs);
8248 IXGBE_WRITE_FLUSH(hw);
8253 /* restore SYN filter */
8255 ixgbe_syn_filter_restore(struct rte_eth_dev *dev)
8257 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8258 struct ixgbe_filter_info *filter_info =
8259 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8262 synqf = filter_info->syn_info;
8264 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
8265 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
8266 IXGBE_WRITE_FLUSH(hw);
8270 /* restore L2 tunnel filter */
8272 ixgbe_l2_tn_filter_restore(struct rte_eth_dev *dev)
8274 struct ixgbe_l2_tn_info *l2_tn_info =
8275 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8276 struct ixgbe_l2_tn_filter *node;
8277 struct rte_eth_l2_tunnel_conf l2_tn_conf;
8279 TAILQ_FOREACH(node, &l2_tn_info->l2_tn_list, entries) {
8280 l2_tn_conf.l2_tunnel_type = node->key.l2_tn_type;
8281 l2_tn_conf.tunnel_id = node->key.tn_id;
8282 l2_tn_conf.pool = node->pool;
8283 (void)ixgbe_dev_l2_tunnel_filter_add(dev, &l2_tn_conf, TRUE);
8288 ixgbe_filter_restore(struct rte_eth_dev *dev)
8290 ixgbe_ntuple_filter_restore(dev);
8291 ixgbe_ethertype_filter_restore(dev);
8292 ixgbe_syn_filter_restore(dev);
8293 ixgbe_fdir_filter_restore(dev);
8294 ixgbe_l2_tn_filter_restore(dev);
8300 ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev)
8302 struct ixgbe_l2_tn_info *l2_tn_info =
8303 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8304 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8306 if (l2_tn_info->e_tag_en)
8307 (void)ixgbe_e_tag_enable(hw);
8309 if (l2_tn_info->e_tag_fwd_en)
8310 (void)ixgbe_e_tag_forwarding_en_dis(dev, 1);
8312 (void)ixgbe_update_e_tag_eth_type(hw, l2_tn_info->e_tag_ether_type);
8315 /* remove all the n-tuple filters */
8317 ixgbe_clear_all_ntuple_filter(struct rte_eth_dev *dev)
8319 struct ixgbe_filter_info *filter_info =
8320 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8321 struct ixgbe_5tuple_filter *p_5tuple;
8323 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list)))
8324 ixgbe_remove_5tuple_filter(dev, p_5tuple);
8327 /* remove all the ether type filters */
8329 ixgbe_clear_all_ethertype_filter(struct rte_eth_dev *dev)
8331 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8332 struct ixgbe_filter_info *filter_info =
8333 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8336 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
8337 if (filter_info->ethertype_mask & (1 << i) &&
8338 !filter_info->ethertype_filters[i].conf) {
8339 (void)ixgbe_ethertype_filter_remove(filter_info,
8341 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i), 0);
8342 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i), 0);
8343 IXGBE_WRITE_FLUSH(hw);
8348 /* remove the SYN filter */
8350 ixgbe_clear_syn_filter(struct rte_eth_dev *dev)
8352 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
8353 struct ixgbe_filter_info *filter_info =
8354 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
8356 if (filter_info->syn_info & IXGBE_SYN_FILTER_ENABLE) {
8357 filter_info->syn_info = 0;
8359 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, 0);
8360 IXGBE_WRITE_FLUSH(hw);
8364 /* remove all the L2 tunnel filters */
8366 ixgbe_clear_all_l2_tn_filter(struct rte_eth_dev *dev)
8368 struct ixgbe_l2_tn_info *l2_tn_info =
8369 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
8370 struct ixgbe_l2_tn_filter *l2_tn_filter;
8371 struct rte_eth_l2_tunnel_conf l2_tn_conf;
8374 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
8375 l2_tn_conf.l2_tunnel_type = l2_tn_filter->key.l2_tn_type;
8376 l2_tn_conf.tunnel_id = l2_tn_filter->key.tn_id;
8377 l2_tn_conf.pool = l2_tn_filter->pool;
8378 ret = ixgbe_dev_l2_tunnel_filter_del(dev, &l2_tn_conf);
8386 RTE_PMD_REGISTER_PCI(net_ixgbe, rte_ixgbe_pmd);
8387 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe, pci_id_ixgbe_map);
8388 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe, "* igb_uio | uio_pci_generic | vfio-pci");
8389 RTE_PMD_REGISTER_PCI(net_ixgbe_vf, rte_ixgbevf_pmd);
8390 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe_vf, pci_id_ixgbevf_map);
8391 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe_vf, "* igb_uio | vfio-pci");