4 * Copyright(c) 2010-2017 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
42 #include <netinet/in.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
47 #include <rte_interrupts.h>
49 #include <rte_debug.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_ethdev_pci.h>
60 #include <rte_atomic.h>
61 #include <rte_malloc.h>
62 #include <rte_random.h>
64 #include <rte_hash_crc.h>
66 #include "ixgbe_logs.h"
67 #include "base/ixgbe_api.h"
68 #include "base/ixgbe_vf.h"
69 #include "base/ixgbe_common.h"
70 #include "ixgbe_ethdev.h"
71 #include "ixgbe_bypass.h"
72 #include "ixgbe_rxtx.h"
73 #include "base/ixgbe_type.h"
74 #include "base/ixgbe_phy.h"
75 #include "ixgbe_regs.h"
78 * High threshold controlling when to start sending XOFF frames. Must be at
79 * least 8 bytes less than receive packet buffer size. This value is in units
82 #define IXGBE_FC_HI 0x80
85 * Low threshold controlling when to start sending XON frames. This value is
86 * in units of 1024 bytes.
88 #define IXGBE_FC_LO 0x40
90 /* Default minimum inter-interrupt interval for EITR configuration */
91 #define IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT 0x79E
93 /* Timer value included in XOFF frames. */
94 #define IXGBE_FC_PAUSE 0x680
96 #define IXGBE_LINK_DOWN_CHECK_TIMEOUT 4000 /* ms */
97 #define IXGBE_LINK_UP_CHECK_TIMEOUT 1000 /* ms */
98 #define IXGBE_VMDQ_NUM_UC_MAC 4096 /* Maximum nb. of UC MAC addr. */
100 #define IXGBE_MMW_SIZE_DEFAULT 0x4
101 #define IXGBE_MMW_SIZE_JUMBO_FRAME 0x14
102 #define IXGBE_MAX_RING_DESC 4096 /* replicate define from rxtx */
105 * Default values for RX/TX configuration
107 #define IXGBE_DEFAULT_RX_FREE_THRESH 32
108 #define IXGBE_DEFAULT_RX_PTHRESH 8
109 #define IXGBE_DEFAULT_RX_HTHRESH 8
110 #define IXGBE_DEFAULT_RX_WTHRESH 0
112 #define IXGBE_DEFAULT_TX_FREE_THRESH 32
113 #define IXGBE_DEFAULT_TX_PTHRESH 32
114 #define IXGBE_DEFAULT_TX_HTHRESH 0
115 #define IXGBE_DEFAULT_TX_WTHRESH 0
116 #define IXGBE_DEFAULT_TX_RSBIT_THRESH 32
118 /* Bit shift and mask */
119 #define IXGBE_4_BIT_WIDTH (CHAR_BIT / 2)
120 #define IXGBE_4_BIT_MASK RTE_LEN2MASK(IXGBE_4_BIT_WIDTH, uint8_t)
121 #define IXGBE_8_BIT_WIDTH CHAR_BIT
122 #define IXGBE_8_BIT_MASK UINT8_MAX
124 #define IXGBEVF_PMD_NAME "rte_ixgbevf_pmd" /* PMD name */
126 #define IXGBE_QUEUE_STAT_COUNTERS (sizeof(hw_stats->qprc) / sizeof(hw_stats->qprc[0]))
128 #define IXGBE_HKEY_MAX_INDEX 10
130 /* Additional timesync values. */
131 #define NSEC_PER_SEC 1000000000L
132 #define IXGBE_INCVAL_10GB 0x66666666
133 #define IXGBE_INCVAL_1GB 0x40000000
134 #define IXGBE_INCVAL_100 0x50000000
135 #define IXGBE_INCVAL_SHIFT_10GB 28
136 #define IXGBE_INCVAL_SHIFT_1GB 24
137 #define IXGBE_INCVAL_SHIFT_100 21
138 #define IXGBE_INCVAL_SHIFT_82599 7
139 #define IXGBE_INCPER_SHIFT_82599 24
141 #define IXGBE_CYCLECOUNTER_MASK 0xffffffffffffffffULL
143 #define IXGBE_VT_CTL_POOLING_MODE_MASK 0x00030000
144 #define IXGBE_VT_CTL_POOLING_MODE_ETAG 0x00010000
145 #define DEFAULT_ETAG_ETYPE 0x893f
146 #define IXGBE_ETAG_ETYPE 0x00005084
147 #define IXGBE_ETAG_ETYPE_MASK 0x0000ffff
148 #define IXGBE_ETAG_ETYPE_VALID 0x80000000
149 #define IXGBE_RAH_ADTYPE 0x40000000
150 #define IXGBE_RAL_ETAG_FILTER_MASK 0x00003fff
151 #define IXGBE_VMVIR_TAGA_MASK 0x18000000
152 #define IXGBE_VMVIR_TAGA_ETAG_INSERT 0x08000000
153 #define IXGBE_VMTIR(_i) (0x00017000 + ((_i) * 4)) /* 64 of these (0-63) */
154 #define IXGBE_QDE_STRIP_TAG 0x00000004
155 #define IXGBE_VTEICR_MASK 0x07
157 #define IXGBE_EXVET_VET_EXT_SHIFT 16
158 #define IXGBE_DMATXCTL_VT_MASK 0xFFFF0000
160 static int eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev);
161 static int eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev);
162 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev);
163 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev);
164 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev);
165 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev);
166 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev);
167 static int ixgbe_dev_configure(struct rte_eth_dev *dev);
168 static int ixgbe_dev_start(struct rte_eth_dev *dev);
169 static void ixgbe_dev_stop(struct rte_eth_dev *dev);
170 static int ixgbe_dev_set_link_up(struct rte_eth_dev *dev);
171 static int ixgbe_dev_set_link_down(struct rte_eth_dev *dev);
172 static void ixgbe_dev_close(struct rte_eth_dev *dev);
173 static void ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev);
174 static void ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev);
175 static void ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev);
176 static void ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev);
177 static int ixgbe_dev_link_update(struct rte_eth_dev *dev,
178 int wait_to_complete);
179 static void ixgbe_dev_stats_get(struct rte_eth_dev *dev,
180 struct rte_eth_stats *stats);
181 static int ixgbe_dev_xstats_get(struct rte_eth_dev *dev,
182 struct rte_eth_xstat *xstats, unsigned n);
183 static int ixgbevf_dev_xstats_get(struct rte_eth_dev *dev,
184 struct rte_eth_xstat *xstats, unsigned n);
185 static void ixgbe_dev_stats_reset(struct rte_eth_dev *dev);
186 static void ixgbe_dev_xstats_reset(struct rte_eth_dev *dev);
187 static int ixgbe_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
188 struct rte_eth_xstat_name *xstats_names, __rte_unused unsigned limit);
189 static int ixgbevf_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
190 struct rte_eth_xstat_name *xstats_names, __rte_unused unsigned limit);
191 static int ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
195 static int ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version,
197 static void ixgbe_dev_info_get(struct rte_eth_dev *dev,
198 struct rte_eth_dev_info *dev_info);
199 static const uint32_t *ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev);
200 static void ixgbevf_dev_info_get(struct rte_eth_dev *dev,
201 struct rte_eth_dev_info *dev_info);
202 static int ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu);
204 static int ixgbe_vlan_filter_set(struct rte_eth_dev *dev,
205 uint16_t vlan_id, int on);
206 static int ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
207 enum rte_vlan_type vlan_type,
209 static void ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev,
210 uint16_t queue, bool on);
211 static void ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue,
213 static void ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask);
214 static void ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue);
215 static void ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue);
216 static void ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev);
217 static void ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev);
219 static int ixgbe_dev_led_on(struct rte_eth_dev *dev);
220 static int ixgbe_dev_led_off(struct rte_eth_dev *dev);
221 static int ixgbe_flow_ctrl_get(struct rte_eth_dev *dev,
222 struct rte_eth_fc_conf *fc_conf);
223 static int ixgbe_flow_ctrl_set(struct rte_eth_dev *dev,
224 struct rte_eth_fc_conf *fc_conf);
225 static int ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev,
226 struct rte_eth_pfc_conf *pfc_conf);
227 static int ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
228 struct rte_eth_rss_reta_entry64 *reta_conf,
230 static int ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
231 struct rte_eth_rss_reta_entry64 *reta_conf,
233 static void ixgbe_dev_link_status_print(struct rte_eth_dev *dev);
234 static int ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev);
235 static int ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev);
236 static int ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev);
237 static int ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev);
238 static int ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
239 struct rte_intr_handle *handle);
240 static void ixgbe_dev_interrupt_handler(void *param);
241 static void ixgbe_dev_interrupt_delayed_handler(void *param);
242 static void ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
243 uint32_t index, uint32_t pool);
244 static void ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index);
245 static void ixgbe_set_default_mac_addr(struct rte_eth_dev *dev,
246 struct ether_addr *mac_addr);
247 static void ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config);
248 static bool is_device_supported(struct rte_eth_dev *dev,
249 struct rte_pci_driver *drv);
251 /* For Virtual Function support */
252 static int eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev);
253 static int eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev);
254 static int ixgbevf_dev_configure(struct rte_eth_dev *dev);
255 static int ixgbevf_dev_start(struct rte_eth_dev *dev);
256 static void ixgbevf_dev_stop(struct rte_eth_dev *dev);
257 static void ixgbevf_dev_close(struct rte_eth_dev *dev);
258 static void ixgbevf_intr_disable(struct ixgbe_hw *hw);
259 static void ixgbevf_intr_enable(struct ixgbe_hw *hw);
260 static void ixgbevf_dev_stats_get(struct rte_eth_dev *dev,
261 struct rte_eth_stats *stats);
262 static void ixgbevf_dev_stats_reset(struct rte_eth_dev *dev);
263 static int ixgbevf_vlan_filter_set(struct rte_eth_dev *dev,
264 uint16_t vlan_id, int on);
265 static void ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev,
266 uint16_t queue, int on);
267 static void ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask);
268 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on);
269 static int ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
271 static int ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
273 static void ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
274 uint8_t queue, uint8_t msix_vector);
275 static void ixgbevf_configure_msix(struct rte_eth_dev *dev);
276 static void ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev);
277 static void ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev);
279 /* For Eth VMDQ APIs support */
280 static int ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct
281 ether_addr * mac_addr, uint8_t on);
282 static int ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on);
283 static int ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
284 struct rte_eth_mirror_conf *mirror_conf,
285 uint8_t rule_id, uint8_t on);
286 static int ixgbe_mirror_rule_reset(struct rte_eth_dev *dev,
288 static int ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev,
290 static int ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev,
292 static void ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
293 uint8_t queue, uint8_t msix_vector);
294 static void ixgbe_configure_msix(struct rte_eth_dev *dev);
296 static int ixgbe_set_queue_rate_limit(struct rte_eth_dev *dev,
297 uint16_t queue_idx, uint16_t tx_rate);
299 static void ixgbevf_add_mac_addr(struct rte_eth_dev *dev,
300 struct ether_addr *mac_addr,
301 uint32_t index, uint32_t pool);
302 static void ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index);
303 static void ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev,
304 struct ether_addr *mac_addr);
305 static int ixgbe_syn_filter_get(struct rte_eth_dev *dev,
306 struct rte_eth_syn_filter *filter);
307 static int ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
308 enum rte_filter_op filter_op,
310 static int ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
311 struct ixgbe_5tuple_filter *filter);
312 static void ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
313 struct ixgbe_5tuple_filter *filter);
314 static int ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
315 enum rte_filter_op filter_op,
317 static int ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
318 struct rte_eth_ntuple_filter *filter);
319 static int ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
320 enum rte_filter_op filter_op,
322 static int ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
323 struct rte_eth_ethertype_filter *filter);
324 static int ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
325 enum rte_filter_type filter_type,
326 enum rte_filter_op filter_op,
328 static int ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu);
330 static int ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
331 struct ether_addr *mc_addr_set,
332 uint32_t nb_mc_addr);
333 static int ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
334 struct rte_eth_dcb_info *dcb_info);
336 static int ixgbe_get_reg_length(struct rte_eth_dev *dev);
337 static int ixgbe_get_regs(struct rte_eth_dev *dev,
338 struct rte_dev_reg_info *regs);
339 static int ixgbe_get_eeprom_length(struct rte_eth_dev *dev);
340 static int ixgbe_get_eeprom(struct rte_eth_dev *dev,
341 struct rte_dev_eeprom_info *eeprom);
342 static int ixgbe_set_eeprom(struct rte_eth_dev *dev,
343 struct rte_dev_eeprom_info *eeprom);
345 static int ixgbevf_get_reg_length(struct rte_eth_dev *dev);
346 static int ixgbevf_get_regs(struct rte_eth_dev *dev,
347 struct rte_dev_reg_info *regs);
349 static int ixgbe_timesync_enable(struct rte_eth_dev *dev);
350 static int ixgbe_timesync_disable(struct rte_eth_dev *dev);
351 static int ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
352 struct timespec *timestamp,
354 static int ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
355 struct timespec *timestamp);
356 static int ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta);
357 static int ixgbe_timesync_read_time(struct rte_eth_dev *dev,
358 struct timespec *timestamp);
359 static int ixgbe_timesync_write_time(struct rte_eth_dev *dev,
360 const struct timespec *timestamp);
361 static void ixgbevf_dev_interrupt_handler(void *param);
363 static int ixgbe_dev_l2_tunnel_eth_type_conf
364 (struct rte_eth_dev *dev, struct rte_eth_l2_tunnel_conf *l2_tunnel);
365 static int ixgbe_dev_l2_tunnel_offload_set
366 (struct rte_eth_dev *dev,
367 struct rte_eth_l2_tunnel_conf *l2_tunnel,
370 static int ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
371 enum rte_filter_op filter_op,
374 static int ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
375 struct rte_eth_udp_tunnel *udp_tunnel);
376 static int ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
377 struct rte_eth_udp_tunnel *udp_tunnel);
378 static int ixgbe_filter_restore(struct rte_eth_dev *dev);
379 static void ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev);
382 * Define VF Stats MACRO for Non "cleared on read" register
384 #define UPDATE_VF_STAT(reg, last, cur) \
386 uint32_t latest = IXGBE_READ_REG(hw, reg); \
387 cur += (latest - last) & UINT_MAX; \
391 #define UPDATE_VF_STAT_36BIT(lsb, msb, last, cur) \
393 u64 new_lsb = IXGBE_READ_REG(hw, lsb); \
394 u64 new_msb = IXGBE_READ_REG(hw, msb); \
395 u64 latest = ((new_msb << 32) | new_lsb); \
396 cur += (0x1000000000LL + latest - last) & 0xFFFFFFFFFLL; \
400 #define IXGBE_SET_HWSTRIP(h, q) do {\
401 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
402 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
403 (h)->bitmap[idx] |= 1 << bit;\
406 #define IXGBE_CLEAR_HWSTRIP(h, q) do {\
407 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
408 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
409 (h)->bitmap[idx] &= ~(1 << bit);\
412 #define IXGBE_GET_HWSTRIP(h, q, r) do {\
413 uint32_t idx = (q) / (sizeof((h)->bitmap[0]) * NBBY); \
414 uint32_t bit = (q) % (sizeof((h)->bitmap[0]) * NBBY); \
415 (r) = (h)->bitmap[idx] >> bit & 1;\
419 * The set of PCI devices this driver supports
421 static const struct rte_pci_id pci_id_ixgbe_map[] = {
422 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598) },
423 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_BX) },
424 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_DUAL_PORT) },
425 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AF_SINGLE_PORT) },
426 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT) },
427 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598AT2) },
428 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_SFP_LOM) },
429 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_CX4) },
430 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_CX4_DUAL_PORT) },
431 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_DA_DUAL_PORT) },
432 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM) },
433 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82598EB_XF_LR) },
434 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4) },
435 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KX4_MEZZ) },
436 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_KR) },
437 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_COMBO_BACKPLANE) },
438 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ) },
439 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_CX4) },
440 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP) },
441 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_SUBDEV_ID_82599_SFP) },
442 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_SUBDEV_ID_82599_RNDC) },
443 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_SUBDEV_ID_82599_560FLR) },
444 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_SUBDEV_ID_82599_ECNA_DP) },
445 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BACKPLANE_FCOE) },
446 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_FCOE) },
447 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_EM) },
448 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF2) },
449 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_SFP_SF_QP) },
450 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_QSFP_SF_QP) },
451 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599EN_SFP) },
452 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_XAUI_LOM) },
453 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_T3_LOM) },
454 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_LS) },
455 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T) },
456 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540T1) },
457 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_SFP) },
458 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_10G_T) },
459 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_1G_T) },
460 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T) },
461 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550T1) },
462 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR) },
463 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_KR_L) },
464 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP_N) },
465 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII) },
466 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SGMII_L) },
467 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_10G_T) },
468 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP) },
469 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_QSFP_N) },
470 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_SFP) },
471 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T) },
472 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_1G_T_L) },
473 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KX4) },
474 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_KR) },
475 #ifdef RTE_NIC_BYPASS
476 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_BYPASS) },
478 { .vendor_id = 0, /* sentinel */ },
482 * The set of PCI devices this driver supports (for 82599 VF)
484 static const struct rte_pci_id pci_id_ixgbevf_map[] = {
485 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF) },
486 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_82599_VF_HV) },
487 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF) },
488 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X540_VF_HV) },
489 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF_HV) },
490 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550_VF) },
491 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF) },
492 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_A_VF_HV) },
493 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF) },
494 { RTE_PCI_DEVICE(IXGBE_INTEL_VENDOR_ID, IXGBE_DEV_ID_X550EM_X_VF_HV) },
495 { .vendor_id = 0, /* sentinel */ },
498 static const struct rte_eth_desc_lim rx_desc_lim = {
499 .nb_max = IXGBE_MAX_RING_DESC,
500 .nb_min = IXGBE_MIN_RING_DESC,
501 .nb_align = IXGBE_RXD_ALIGN,
504 static const struct rte_eth_desc_lim tx_desc_lim = {
505 .nb_max = IXGBE_MAX_RING_DESC,
506 .nb_min = IXGBE_MIN_RING_DESC,
507 .nb_align = IXGBE_TXD_ALIGN,
508 .nb_seg_max = IXGBE_TX_MAX_SEG,
509 .nb_mtu_seg_max = IXGBE_TX_MAX_SEG,
512 static const struct eth_dev_ops ixgbe_eth_dev_ops = {
513 .dev_configure = ixgbe_dev_configure,
514 .dev_start = ixgbe_dev_start,
515 .dev_stop = ixgbe_dev_stop,
516 .dev_set_link_up = ixgbe_dev_set_link_up,
517 .dev_set_link_down = ixgbe_dev_set_link_down,
518 .dev_close = ixgbe_dev_close,
519 .promiscuous_enable = ixgbe_dev_promiscuous_enable,
520 .promiscuous_disable = ixgbe_dev_promiscuous_disable,
521 .allmulticast_enable = ixgbe_dev_allmulticast_enable,
522 .allmulticast_disable = ixgbe_dev_allmulticast_disable,
523 .link_update = ixgbe_dev_link_update,
524 .stats_get = ixgbe_dev_stats_get,
525 .xstats_get = ixgbe_dev_xstats_get,
526 .stats_reset = ixgbe_dev_stats_reset,
527 .xstats_reset = ixgbe_dev_xstats_reset,
528 .xstats_get_names = ixgbe_dev_xstats_get_names,
529 .queue_stats_mapping_set = ixgbe_dev_queue_stats_mapping_set,
530 .fw_version_get = ixgbe_fw_version_get,
531 .dev_infos_get = ixgbe_dev_info_get,
532 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
533 .mtu_set = ixgbe_dev_mtu_set,
534 .vlan_filter_set = ixgbe_vlan_filter_set,
535 .vlan_tpid_set = ixgbe_vlan_tpid_set,
536 .vlan_offload_set = ixgbe_vlan_offload_set,
537 .vlan_strip_queue_set = ixgbe_vlan_strip_queue_set,
538 .rx_queue_start = ixgbe_dev_rx_queue_start,
539 .rx_queue_stop = ixgbe_dev_rx_queue_stop,
540 .tx_queue_start = ixgbe_dev_tx_queue_start,
541 .tx_queue_stop = ixgbe_dev_tx_queue_stop,
542 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
543 .rx_queue_intr_enable = ixgbe_dev_rx_queue_intr_enable,
544 .rx_queue_intr_disable = ixgbe_dev_rx_queue_intr_disable,
545 .rx_queue_release = ixgbe_dev_rx_queue_release,
546 .rx_queue_count = ixgbe_dev_rx_queue_count,
547 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
548 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
549 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
550 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
551 .tx_queue_release = ixgbe_dev_tx_queue_release,
552 .dev_led_on = ixgbe_dev_led_on,
553 .dev_led_off = ixgbe_dev_led_off,
554 .flow_ctrl_get = ixgbe_flow_ctrl_get,
555 .flow_ctrl_set = ixgbe_flow_ctrl_set,
556 .priority_flow_ctrl_set = ixgbe_priority_flow_ctrl_set,
557 .mac_addr_add = ixgbe_add_rar,
558 .mac_addr_remove = ixgbe_remove_rar,
559 .mac_addr_set = ixgbe_set_default_mac_addr,
560 .uc_hash_table_set = ixgbe_uc_hash_table_set,
561 .uc_all_hash_table_set = ixgbe_uc_all_hash_table_set,
562 .mirror_rule_set = ixgbe_mirror_rule_set,
563 .mirror_rule_reset = ixgbe_mirror_rule_reset,
564 .set_queue_rate_limit = ixgbe_set_queue_rate_limit,
565 .reta_update = ixgbe_dev_rss_reta_update,
566 .reta_query = ixgbe_dev_rss_reta_query,
567 #ifdef RTE_NIC_BYPASS
568 .bypass_init = ixgbe_bypass_init,
569 .bypass_state_set = ixgbe_bypass_state_store,
570 .bypass_state_show = ixgbe_bypass_state_show,
571 .bypass_event_set = ixgbe_bypass_event_store,
572 .bypass_event_show = ixgbe_bypass_event_show,
573 .bypass_wd_timeout_set = ixgbe_bypass_wd_timeout_store,
574 .bypass_wd_timeout_show = ixgbe_bypass_wd_timeout_show,
575 .bypass_ver_show = ixgbe_bypass_ver_show,
576 .bypass_wd_reset = ixgbe_bypass_wd_reset,
577 #endif /* RTE_NIC_BYPASS */
578 .rss_hash_update = ixgbe_dev_rss_hash_update,
579 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
580 .filter_ctrl = ixgbe_dev_filter_ctrl,
581 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
582 .rxq_info_get = ixgbe_rxq_info_get,
583 .txq_info_get = ixgbe_txq_info_get,
584 .timesync_enable = ixgbe_timesync_enable,
585 .timesync_disable = ixgbe_timesync_disable,
586 .timesync_read_rx_timestamp = ixgbe_timesync_read_rx_timestamp,
587 .timesync_read_tx_timestamp = ixgbe_timesync_read_tx_timestamp,
588 .get_reg = ixgbe_get_regs,
589 .get_eeprom_length = ixgbe_get_eeprom_length,
590 .get_eeprom = ixgbe_get_eeprom,
591 .set_eeprom = ixgbe_set_eeprom,
592 .get_dcb_info = ixgbe_dev_get_dcb_info,
593 .timesync_adjust_time = ixgbe_timesync_adjust_time,
594 .timesync_read_time = ixgbe_timesync_read_time,
595 .timesync_write_time = ixgbe_timesync_write_time,
596 .l2_tunnel_eth_type_conf = ixgbe_dev_l2_tunnel_eth_type_conf,
597 .l2_tunnel_offload_set = ixgbe_dev_l2_tunnel_offload_set,
598 .udp_tunnel_port_add = ixgbe_dev_udp_tunnel_port_add,
599 .udp_tunnel_port_del = ixgbe_dev_udp_tunnel_port_del,
603 * dev_ops for virtual function, bare necessities for basic vf
604 * operation have been implemented
606 static const struct eth_dev_ops ixgbevf_eth_dev_ops = {
607 .dev_configure = ixgbevf_dev_configure,
608 .dev_start = ixgbevf_dev_start,
609 .dev_stop = ixgbevf_dev_stop,
610 .link_update = ixgbe_dev_link_update,
611 .stats_get = ixgbevf_dev_stats_get,
612 .xstats_get = ixgbevf_dev_xstats_get,
613 .stats_reset = ixgbevf_dev_stats_reset,
614 .xstats_reset = ixgbevf_dev_stats_reset,
615 .xstats_get_names = ixgbevf_dev_xstats_get_names,
616 .dev_close = ixgbevf_dev_close,
617 .allmulticast_enable = ixgbevf_dev_allmulticast_enable,
618 .allmulticast_disable = ixgbevf_dev_allmulticast_disable,
619 .dev_infos_get = ixgbevf_dev_info_get,
620 .dev_supported_ptypes_get = ixgbe_dev_supported_ptypes_get,
621 .mtu_set = ixgbevf_dev_set_mtu,
622 .vlan_filter_set = ixgbevf_vlan_filter_set,
623 .vlan_strip_queue_set = ixgbevf_vlan_strip_queue_set,
624 .vlan_offload_set = ixgbevf_vlan_offload_set,
625 .rx_queue_setup = ixgbe_dev_rx_queue_setup,
626 .rx_queue_release = ixgbe_dev_rx_queue_release,
627 .rx_descriptor_done = ixgbe_dev_rx_descriptor_done,
628 .rx_descriptor_status = ixgbe_dev_rx_descriptor_status,
629 .tx_descriptor_status = ixgbe_dev_tx_descriptor_status,
630 .tx_queue_setup = ixgbe_dev_tx_queue_setup,
631 .tx_queue_release = ixgbe_dev_tx_queue_release,
632 .rx_queue_intr_enable = ixgbevf_dev_rx_queue_intr_enable,
633 .rx_queue_intr_disable = ixgbevf_dev_rx_queue_intr_disable,
634 .mac_addr_add = ixgbevf_add_mac_addr,
635 .mac_addr_remove = ixgbevf_remove_mac_addr,
636 .set_mc_addr_list = ixgbe_dev_set_mc_addr_list,
637 .rxq_info_get = ixgbe_rxq_info_get,
638 .txq_info_get = ixgbe_txq_info_get,
639 .mac_addr_set = ixgbevf_set_default_mac_addr,
640 .get_reg = ixgbevf_get_regs,
641 .reta_update = ixgbe_dev_rss_reta_update,
642 .reta_query = ixgbe_dev_rss_reta_query,
643 .rss_hash_update = ixgbe_dev_rss_hash_update,
644 .rss_hash_conf_get = ixgbe_dev_rss_hash_conf_get,
647 /* store statistics names and its offset in stats structure */
648 struct rte_ixgbe_xstats_name_off {
649 char name[RTE_ETH_XSTATS_NAME_SIZE];
653 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_stats_strings[] = {
654 {"rx_crc_errors", offsetof(struct ixgbe_hw_stats, crcerrs)},
655 {"rx_illegal_byte_errors", offsetof(struct ixgbe_hw_stats, illerrc)},
656 {"rx_error_bytes", offsetof(struct ixgbe_hw_stats, errbc)},
657 {"mac_local_errors", offsetof(struct ixgbe_hw_stats, mlfc)},
658 {"mac_remote_errors", offsetof(struct ixgbe_hw_stats, mrfc)},
659 {"rx_length_errors", offsetof(struct ixgbe_hw_stats, rlec)},
660 {"tx_xon_packets", offsetof(struct ixgbe_hw_stats, lxontxc)},
661 {"rx_xon_packets", offsetof(struct ixgbe_hw_stats, lxonrxc)},
662 {"tx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxofftxc)},
663 {"rx_xoff_packets", offsetof(struct ixgbe_hw_stats, lxoffrxc)},
664 {"rx_size_64_packets", offsetof(struct ixgbe_hw_stats, prc64)},
665 {"rx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, prc127)},
666 {"rx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, prc255)},
667 {"rx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, prc511)},
668 {"rx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
670 {"rx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
672 {"rx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bprc)},
673 {"rx_multicast_packets", offsetof(struct ixgbe_hw_stats, mprc)},
674 {"rx_fragment_errors", offsetof(struct ixgbe_hw_stats, rfc)},
675 {"rx_undersize_errors", offsetof(struct ixgbe_hw_stats, ruc)},
676 {"rx_oversize_errors", offsetof(struct ixgbe_hw_stats, roc)},
677 {"rx_jabber_errors", offsetof(struct ixgbe_hw_stats, rjc)},
678 {"rx_management_packets", offsetof(struct ixgbe_hw_stats, mngprc)},
679 {"rx_management_dropped", offsetof(struct ixgbe_hw_stats, mngpdc)},
680 {"tx_management_packets", offsetof(struct ixgbe_hw_stats, mngptc)},
681 {"rx_total_packets", offsetof(struct ixgbe_hw_stats, tpr)},
682 {"rx_total_bytes", offsetof(struct ixgbe_hw_stats, tor)},
683 {"tx_total_packets", offsetof(struct ixgbe_hw_stats, tpt)},
684 {"tx_size_64_packets", offsetof(struct ixgbe_hw_stats, ptc64)},
685 {"tx_size_65_to_127_packets", offsetof(struct ixgbe_hw_stats, ptc127)},
686 {"tx_size_128_to_255_packets", offsetof(struct ixgbe_hw_stats, ptc255)},
687 {"tx_size_256_to_511_packets", offsetof(struct ixgbe_hw_stats, ptc511)},
688 {"tx_size_512_to_1023_packets", offsetof(struct ixgbe_hw_stats,
690 {"tx_size_1024_to_max_packets", offsetof(struct ixgbe_hw_stats,
692 {"tx_multicast_packets", offsetof(struct ixgbe_hw_stats, mptc)},
693 {"tx_broadcast_packets", offsetof(struct ixgbe_hw_stats, bptc)},
694 {"rx_mac_short_packet_dropped", offsetof(struct ixgbe_hw_stats, mspdc)},
695 {"rx_l3_l4_xsum_error", offsetof(struct ixgbe_hw_stats, xec)},
697 {"flow_director_added_filters", offsetof(struct ixgbe_hw_stats,
699 {"flow_director_removed_filters", offsetof(struct ixgbe_hw_stats,
701 {"flow_director_filter_add_errors", offsetof(struct ixgbe_hw_stats,
703 {"flow_director_filter_remove_errors", offsetof(struct ixgbe_hw_stats,
705 {"flow_director_matched_filters", offsetof(struct ixgbe_hw_stats,
707 {"flow_director_missed_filters", offsetof(struct ixgbe_hw_stats,
710 {"rx_fcoe_crc_errors", offsetof(struct ixgbe_hw_stats, fccrc)},
711 {"rx_fcoe_dropped", offsetof(struct ixgbe_hw_stats, fcoerpdc)},
712 {"rx_fcoe_mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats,
714 {"rx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeprc)},
715 {"tx_fcoe_packets", offsetof(struct ixgbe_hw_stats, fcoeptc)},
716 {"rx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwrc)},
717 {"tx_fcoe_bytes", offsetof(struct ixgbe_hw_stats, fcoedwtc)},
718 {"rx_fcoe_no_direct_data_placement", offsetof(struct ixgbe_hw_stats,
720 {"rx_fcoe_no_direct_data_placement_ext_buff",
721 offsetof(struct ixgbe_hw_stats, fcoe_noddp_ext_buff)},
723 {"tx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
725 {"rx_flow_control_xon_packets", offsetof(struct ixgbe_hw_stats,
727 {"tx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
729 {"rx_flow_control_xoff_packets", offsetof(struct ixgbe_hw_stats,
731 {"rx_total_missed_packets", offsetof(struct ixgbe_hw_stats, mpctotal)},
734 #define IXGBE_NB_HW_STATS (sizeof(rte_ixgbe_stats_strings) / \
735 sizeof(rte_ixgbe_stats_strings[0]))
737 /* MACsec statistics */
738 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_macsec_strings[] = {
739 {"out_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
741 {"out_pkts_encrypted", offsetof(struct ixgbe_macsec_stats,
742 out_pkts_encrypted)},
743 {"out_pkts_protected", offsetof(struct ixgbe_macsec_stats,
744 out_pkts_protected)},
745 {"out_octets_encrypted", offsetof(struct ixgbe_macsec_stats,
746 out_octets_encrypted)},
747 {"out_octets_protected", offsetof(struct ixgbe_macsec_stats,
748 out_octets_protected)},
749 {"in_pkts_untagged", offsetof(struct ixgbe_macsec_stats,
751 {"in_pkts_badtag", offsetof(struct ixgbe_macsec_stats,
753 {"in_pkts_nosci", offsetof(struct ixgbe_macsec_stats,
755 {"in_pkts_unknownsci", offsetof(struct ixgbe_macsec_stats,
756 in_pkts_unknownsci)},
757 {"in_octets_decrypted", offsetof(struct ixgbe_macsec_stats,
758 in_octets_decrypted)},
759 {"in_octets_validated", offsetof(struct ixgbe_macsec_stats,
760 in_octets_validated)},
761 {"in_pkts_unchecked", offsetof(struct ixgbe_macsec_stats,
763 {"in_pkts_delayed", offsetof(struct ixgbe_macsec_stats,
765 {"in_pkts_late", offsetof(struct ixgbe_macsec_stats,
767 {"in_pkts_ok", offsetof(struct ixgbe_macsec_stats,
769 {"in_pkts_invalid", offsetof(struct ixgbe_macsec_stats,
771 {"in_pkts_notvalid", offsetof(struct ixgbe_macsec_stats,
773 {"in_pkts_unusedsa", offsetof(struct ixgbe_macsec_stats,
775 {"in_pkts_notusingsa", offsetof(struct ixgbe_macsec_stats,
776 in_pkts_notusingsa)},
779 #define IXGBE_NB_MACSEC_STATS (sizeof(rte_ixgbe_macsec_strings) / \
780 sizeof(rte_ixgbe_macsec_strings[0]))
782 /* Per-queue statistics */
783 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_rxq_strings[] = {
784 {"mbuf_allocation_errors", offsetof(struct ixgbe_hw_stats, rnbc)},
785 {"dropped", offsetof(struct ixgbe_hw_stats, mpc)},
786 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxonrxc)},
787 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxoffrxc)},
790 #define IXGBE_NB_RXQ_PRIO_STATS (sizeof(rte_ixgbe_rxq_strings) / \
791 sizeof(rte_ixgbe_rxq_strings[0]))
792 #define IXGBE_NB_RXQ_PRIO_VALUES 8
794 static const struct rte_ixgbe_xstats_name_off rte_ixgbe_txq_strings[] = {
795 {"xon_packets", offsetof(struct ixgbe_hw_stats, pxontxc)},
796 {"xoff_packets", offsetof(struct ixgbe_hw_stats, pxofftxc)},
797 {"xon_to_xoff_packets", offsetof(struct ixgbe_hw_stats,
801 #define IXGBE_NB_TXQ_PRIO_STATS (sizeof(rte_ixgbe_txq_strings) / \
802 sizeof(rte_ixgbe_txq_strings[0]))
803 #define IXGBE_NB_TXQ_PRIO_VALUES 8
805 static const struct rte_ixgbe_xstats_name_off rte_ixgbevf_stats_strings[] = {
806 {"rx_multicast_packets", offsetof(struct ixgbevf_hw_stats, vfmprc)},
809 #define IXGBEVF_NB_XSTATS (sizeof(rte_ixgbevf_stats_strings) / \
810 sizeof(rte_ixgbevf_stats_strings[0]))
813 * Atomically reads the link status information from global
814 * structure rte_eth_dev.
817 * - Pointer to the structure rte_eth_dev to read from.
818 * - Pointer to the buffer to be saved with the link status.
821 * - On success, zero.
822 * - On failure, negative value.
825 rte_ixgbe_dev_atomic_read_link_status(struct rte_eth_dev *dev,
826 struct rte_eth_link *link)
828 struct rte_eth_link *dst = link;
829 struct rte_eth_link *src = &(dev->data->dev_link);
831 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
832 *(uint64_t *)src) == 0)
839 * Atomically writes the link status information into global
840 * structure rte_eth_dev.
843 * - Pointer to the structure rte_eth_dev to read from.
844 * - Pointer to the buffer to be saved with the link status.
847 * - On success, zero.
848 * - On failure, negative value.
851 rte_ixgbe_dev_atomic_write_link_status(struct rte_eth_dev *dev,
852 struct rte_eth_link *link)
854 struct rte_eth_link *dst = &(dev->data->dev_link);
855 struct rte_eth_link *src = link;
857 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
858 *(uint64_t *)src) == 0)
865 * This function is the same as ixgbe_is_sfp() in base/ixgbe.h.
868 ixgbe_is_sfp(struct ixgbe_hw *hw)
870 switch (hw->phy.type) {
871 case ixgbe_phy_sfp_avago:
872 case ixgbe_phy_sfp_ftl:
873 case ixgbe_phy_sfp_intel:
874 case ixgbe_phy_sfp_unknown:
875 case ixgbe_phy_sfp_passive_tyco:
876 case ixgbe_phy_sfp_passive_unknown:
883 static inline int32_t
884 ixgbe_pf_reset_hw(struct ixgbe_hw *hw)
889 status = ixgbe_reset_hw(hw);
891 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
892 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
893 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
894 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
895 IXGBE_WRITE_FLUSH(hw);
897 if (status == IXGBE_ERR_SFP_NOT_PRESENT)
898 status = IXGBE_SUCCESS;
903 ixgbe_enable_intr(struct rte_eth_dev *dev)
905 struct ixgbe_interrupt *intr =
906 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
907 struct ixgbe_hw *hw =
908 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
910 IXGBE_WRITE_REG(hw, IXGBE_EIMS, intr->mask);
911 IXGBE_WRITE_FLUSH(hw);
915 * This function is based on ixgbe_disable_intr() in base/ixgbe.h.
918 ixgbe_disable_intr(struct ixgbe_hw *hw)
920 PMD_INIT_FUNC_TRACE();
922 if (hw->mac.type == ixgbe_mac_82598EB) {
923 IXGBE_WRITE_REG(hw, IXGBE_EIMC, ~0);
925 IXGBE_WRITE_REG(hw, IXGBE_EIMC, 0xFFFF0000);
926 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), ~0);
927 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), ~0);
929 IXGBE_WRITE_FLUSH(hw);
933 * This function resets queue statistics mapping registers.
934 * From Niantic datasheet, Initialization of Statistics section:
935 * "...if software requires the queue counters, the RQSMR and TQSM registers
936 * must be re-programmed following a device reset.
939 ixgbe_reset_qstat_mappings(struct ixgbe_hw *hw)
943 for (i = 0; i != IXGBE_NB_STAT_MAPPING_REGS; i++) {
944 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), 0);
945 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), 0);
951 ixgbe_dev_queue_stats_mapping_set(struct rte_eth_dev *eth_dev,
956 #define QSM_REG_NB_BITS_PER_QMAP_FIELD 8
957 #define NB_QMAP_FIELDS_PER_QSM_REG 4
958 #define QMAP_FIELD_RESERVED_BITS_MASK 0x0f
960 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
961 struct ixgbe_stat_mapping_registers *stat_mappings =
962 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(eth_dev->data->dev_private);
963 uint32_t qsmr_mask = 0;
964 uint32_t clearing_mask = QMAP_FIELD_RESERVED_BITS_MASK;
968 if ((hw->mac.type != ixgbe_mac_82599EB) &&
969 (hw->mac.type != ixgbe_mac_X540) &&
970 (hw->mac.type != ixgbe_mac_X550) &&
971 (hw->mac.type != ixgbe_mac_X550EM_x) &&
972 (hw->mac.type != ixgbe_mac_X550EM_a))
975 PMD_INIT_LOG(DEBUG, "Setting port %d, %s queue_id %d to stat index %d",
976 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
979 n = (uint8_t)(queue_id / NB_QMAP_FIELDS_PER_QSM_REG);
980 if (n >= IXGBE_NB_STAT_MAPPING_REGS) {
981 PMD_INIT_LOG(ERR, "Nb of stat mapping registers exceeded");
984 offset = (uint8_t)(queue_id % NB_QMAP_FIELDS_PER_QSM_REG);
986 /* Now clear any previous stat_idx set */
987 clearing_mask <<= (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
989 stat_mappings->tqsm[n] &= ~clearing_mask;
991 stat_mappings->rqsmr[n] &= ~clearing_mask;
993 q_map = (uint32_t)stat_idx;
994 q_map &= QMAP_FIELD_RESERVED_BITS_MASK;
995 qsmr_mask = q_map << (QSM_REG_NB_BITS_PER_QMAP_FIELD * offset);
997 stat_mappings->tqsm[n] |= qsmr_mask;
999 stat_mappings->rqsmr[n] |= qsmr_mask;
1001 PMD_INIT_LOG(DEBUG, "Set port %d, %s queue_id %d to stat index %d",
1002 (int)(eth_dev->data->port_id), is_rx ? "RX" : "TX",
1003 queue_id, stat_idx);
1004 PMD_INIT_LOG(DEBUG, "%s[%d] = 0x%08x", is_rx ? "RQSMR" : "TQSM", n,
1005 is_rx ? stat_mappings->rqsmr[n] : stat_mappings->tqsm[n]);
1007 /* Now write the mapping in the appropriate register */
1009 PMD_INIT_LOG(DEBUG, "Write 0x%x to RX IXGBE stat mapping reg:%d",
1010 stat_mappings->rqsmr[n], n);
1011 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(n), stat_mappings->rqsmr[n]);
1013 PMD_INIT_LOG(DEBUG, "Write 0x%x to TX IXGBE stat mapping reg:%d",
1014 stat_mappings->tqsm[n], n);
1015 IXGBE_WRITE_REG(hw, IXGBE_TQSM(n), stat_mappings->tqsm[n]);
1021 ixgbe_restore_statistics_mapping(struct rte_eth_dev *dev)
1023 struct ixgbe_stat_mapping_registers *stat_mappings =
1024 IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(dev->data->dev_private);
1025 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1028 /* write whatever was in stat mapping table to the NIC */
1029 for (i = 0; i < IXGBE_NB_STAT_MAPPING_REGS; i++) {
1031 IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), stat_mappings->rqsmr[i]);
1034 IXGBE_WRITE_REG(hw, IXGBE_TQSM(i), stat_mappings->tqsm[i]);
1039 ixgbe_dcb_init(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config)
1042 struct ixgbe_dcb_tc_config *tc;
1043 uint8_t dcb_max_tc = IXGBE_DCB_MAX_TRAFFIC_CLASS;
1045 dcb_config->num_tcs.pg_tcs = dcb_max_tc;
1046 dcb_config->num_tcs.pfc_tcs = dcb_max_tc;
1047 for (i = 0; i < dcb_max_tc; i++) {
1048 tc = &dcb_config->tc_config[i];
1049 tc->path[IXGBE_DCB_TX_CONFIG].bwg_id = i;
1050 tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent =
1051 (uint8_t)(100/dcb_max_tc + (i & 1));
1052 tc->path[IXGBE_DCB_RX_CONFIG].bwg_id = i;
1053 tc->path[IXGBE_DCB_RX_CONFIG].bwg_percent =
1054 (uint8_t)(100/dcb_max_tc + (i & 1));
1055 tc->pfc = ixgbe_dcb_pfc_disabled;
1058 /* Initialize default user to priority mapping, UPx->TC0 */
1059 tc = &dcb_config->tc_config[0];
1060 tc->path[IXGBE_DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
1061 tc->path[IXGBE_DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
1062 for (i = 0; i < IXGBE_DCB_MAX_BW_GROUP; i++) {
1063 dcb_config->bw_percentage[IXGBE_DCB_TX_CONFIG][i] = 100;
1064 dcb_config->bw_percentage[IXGBE_DCB_RX_CONFIG][i] = 100;
1066 dcb_config->rx_pba_cfg = ixgbe_dcb_pba_equal;
1067 dcb_config->pfc_mode_enable = false;
1068 dcb_config->vt_mode = true;
1069 dcb_config->round_robin_enable = false;
1070 /* support all DCB capabilities in 82599 */
1071 dcb_config->support.capabilities = 0xFF;
1073 /*we only support 4 Tcs for X540, X550 */
1074 if (hw->mac.type == ixgbe_mac_X540 ||
1075 hw->mac.type == ixgbe_mac_X550 ||
1076 hw->mac.type == ixgbe_mac_X550EM_x ||
1077 hw->mac.type == ixgbe_mac_X550EM_a) {
1078 dcb_config->num_tcs.pg_tcs = 4;
1079 dcb_config->num_tcs.pfc_tcs = 4;
1084 * Ensure that all locks are released before first NVM or PHY access
1087 ixgbe_swfw_lock_reset(struct ixgbe_hw *hw)
1092 * Phy lock should not fail in this early stage. If this is the case,
1093 * it is due to an improper exit of the application.
1094 * So force the release of the faulty lock. Release of common lock
1095 * is done automatically by swfw_sync function.
1097 mask = IXGBE_GSSR_PHY0_SM << hw->bus.func;
1098 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1099 PMD_DRV_LOG(DEBUG, "SWFW phy%d lock released", hw->bus.func);
1101 ixgbe_release_swfw_semaphore(hw, mask);
1104 * These ones are more tricky since they are common to all ports; but
1105 * swfw_sync retries last long enough (1s) to be almost sure that if
1106 * lock can not be taken it is due to an improper lock of the
1109 mask = IXGBE_GSSR_EEP_SM | IXGBE_GSSR_MAC_CSR_SM | IXGBE_GSSR_SW_MNG_SM;
1110 if (ixgbe_acquire_swfw_semaphore(hw, mask) < 0) {
1111 PMD_DRV_LOG(DEBUG, "SWFW common locks released");
1113 ixgbe_release_swfw_semaphore(hw, mask);
1117 * This function is based on code in ixgbe_attach() in base/ixgbe.c.
1118 * It returns 0 on success.
1121 eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev)
1123 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(eth_dev);
1124 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1125 struct ixgbe_hw *hw =
1126 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1127 struct ixgbe_vfta *shadow_vfta =
1128 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1129 struct ixgbe_hwstrip *hwstrip =
1130 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1131 struct ixgbe_dcb_config *dcb_config =
1132 IXGBE_DEV_PRIVATE_TO_DCB_CFG(eth_dev->data->dev_private);
1133 struct ixgbe_filter_info *filter_info =
1134 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1135 struct ixgbe_bw_conf *bw_conf =
1136 IXGBE_DEV_PRIVATE_TO_BW_CONF(eth_dev->data->dev_private);
1141 PMD_INIT_FUNC_TRACE();
1143 eth_dev->dev_ops = &ixgbe_eth_dev_ops;
1144 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1145 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1146 eth_dev->tx_pkt_prepare = &ixgbe_prep_pkts;
1149 * For secondary processes, we don't initialise any further as primary
1150 * has already done this work. Only check we don't need a different
1151 * RX and TX function.
1153 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1154 struct ixgbe_tx_queue *txq;
1155 /* TX queue function in primary, set by last queue initialized
1156 * Tx queue may not initialized by primary process
1158 if (eth_dev->data->tx_queues) {
1159 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues-1];
1160 ixgbe_set_tx_function(eth_dev, txq);
1162 /* Use default TX function if we get here */
1163 PMD_INIT_LOG(NOTICE, "No TX queues configured yet. "
1164 "Using default TX function.");
1167 ixgbe_set_rx_function(eth_dev);
1172 rte_eth_copy_pci_info(eth_dev, pci_dev);
1173 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1175 /* Vendor and Device ID need to be set before init of shared code */
1176 hw->device_id = pci_dev->id.device_id;
1177 hw->vendor_id = pci_dev->id.vendor_id;
1178 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1179 hw->allow_unsupported_sfp = 1;
1181 /* Initialize the shared code (base driver) */
1182 #ifdef RTE_NIC_BYPASS
1183 diag = ixgbe_bypass_init_shared_code(hw);
1185 diag = ixgbe_init_shared_code(hw);
1186 #endif /* RTE_NIC_BYPASS */
1188 if (diag != IXGBE_SUCCESS) {
1189 PMD_INIT_LOG(ERR, "Shared code init failed: %d", diag);
1193 /* pick up the PCI bus settings for reporting later */
1194 ixgbe_get_bus_info(hw);
1196 /* Unlock any pending hardware semaphore */
1197 ixgbe_swfw_lock_reset(hw);
1199 /* Initialize DCB configuration*/
1200 memset(dcb_config, 0, sizeof(struct ixgbe_dcb_config));
1201 ixgbe_dcb_init(hw, dcb_config);
1202 /* Get Hardware Flow Control setting */
1203 hw->fc.requested_mode = ixgbe_fc_full;
1204 hw->fc.current_mode = ixgbe_fc_full;
1205 hw->fc.pause_time = IXGBE_FC_PAUSE;
1206 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
1207 hw->fc.low_water[i] = IXGBE_FC_LO;
1208 hw->fc.high_water[i] = IXGBE_FC_HI;
1210 hw->fc.send_xon = 1;
1212 /* Make sure we have a good EEPROM before we read from it */
1213 diag = ixgbe_validate_eeprom_checksum(hw, &csum);
1214 if (diag != IXGBE_SUCCESS) {
1215 PMD_INIT_LOG(ERR, "The EEPROM checksum is not valid: %d", diag);
1219 #ifdef RTE_NIC_BYPASS
1220 diag = ixgbe_bypass_init_hw(hw);
1222 diag = ixgbe_init_hw(hw);
1223 #endif /* RTE_NIC_BYPASS */
1226 * Devices with copper phys will fail to initialise if ixgbe_init_hw()
1227 * is called too soon after the kernel driver unbinding/binding occurs.
1228 * The failure occurs in ixgbe_identify_phy_generic() for all devices,
1229 * but for non-copper devies, ixgbe_identify_sfp_module_generic() is
1230 * also called. See ixgbe_identify_phy_82599(). The reason for the
1231 * failure is not known, and only occuts when virtualisation features
1232 * are disabled in the bios. A delay of 100ms was found to be enough by
1233 * trial-and-error, and is doubled to be safe.
1235 if (diag && (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper)) {
1237 diag = ixgbe_init_hw(hw);
1240 if (diag == IXGBE_ERR_SFP_NOT_PRESENT)
1241 diag = IXGBE_SUCCESS;
1243 if (diag == IXGBE_ERR_EEPROM_VERSION) {
1244 PMD_INIT_LOG(ERR, "This device is a pre-production adapter/"
1245 "LOM. Please be aware there may be issues associated "
1246 "with your hardware.");
1247 PMD_INIT_LOG(ERR, "If you are experiencing problems "
1248 "please contact your Intel or hardware representative "
1249 "who provided you with this hardware.");
1250 } else if (diag == IXGBE_ERR_SFP_NOT_SUPPORTED)
1251 PMD_INIT_LOG(ERR, "Unsupported SFP+ Module");
1253 PMD_INIT_LOG(ERR, "Hardware Initialization Failure: %d", diag);
1257 /* Reset the hw statistics */
1258 ixgbe_dev_stats_reset(eth_dev);
1260 /* disable interrupt */
1261 ixgbe_disable_intr(hw);
1263 /* reset mappings for queue statistics hw counters*/
1264 ixgbe_reset_qstat_mappings(hw);
1266 /* Allocate memory for storing MAC addresses */
1267 eth_dev->data->mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1268 hw->mac.num_rar_entries, 0);
1269 if (eth_dev->data->mac_addrs == NULL) {
1271 "Failed to allocate %u bytes needed to store "
1273 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1276 /* Copy the permanent MAC address */
1277 ether_addr_copy((struct ether_addr *) hw->mac.perm_addr,
1278 ð_dev->data->mac_addrs[0]);
1280 /* Allocate memory for storing hash filter MAC addresses */
1281 eth_dev->data->hash_mac_addrs = rte_zmalloc("ixgbe", ETHER_ADDR_LEN *
1282 IXGBE_VMDQ_NUM_UC_MAC, 0);
1283 if (eth_dev->data->hash_mac_addrs == NULL) {
1285 "Failed to allocate %d bytes needed to store MAC addresses",
1286 ETHER_ADDR_LEN * IXGBE_VMDQ_NUM_UC_MAC);
1290 /* initialize the vfta */
1291 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1293 /* initialize the hw strip bitmap*/
1294 memset(hwstrip, 0, sizeof(*hwstrip));
1296 /* initialize PF if max_vfs not zero */
1297 ixgbe_pf_host_init(eth_dev);
1299 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
1300 /* let hardware know driver is loaded */
1301 ctrl_ext |= IXGBE_CTRL_EXT_DRV_LOAD;
1302 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
1303 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
1304 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
1305 IXGBE_WRITE_FLUSH(hw);
1307 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
1308 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d, SFP+: %d",
1309 (int) hw->mac.type, (int) hw->phy.type,
1310 (int) hw->phy.sfp_type);
1312 PMD_INIT_LOG(DEBUG, "MAC: %d, PHY: %d",
1313 (int) hw->mac.type, (int) hw->phy.type);
1315 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x",
1316 eth_dev->data->port_id, pci_dev->id.vendor_id,
1317 pci_dev->id.device_id);
1319 rte_intr_callback_register(intr_handle,
1320 ixgbe_dev_interrupt_handler, eth_dev);
1322 /* enable uio/vfio intr/eventfd mapping */
1323 rte_intr_enable(intr_handle);
1325 /* enable support intr */
1326 ixgbe_enable_intr(eth_dev);
1328 /* initialize filter info */
1329 memset(filter_info, 0,
1330 sizeof(struct ixgbe_filter_info));
1332 /* initialize 5tuple filter list */
1333 TAILQ_INIT(&filter_info->fivetuple_list);
1335 /* initialize flow director filter list & hash */
1336 ixgbe_fdir_filter_init(eth_dev);
1338 /* initialize l2 tunnel filter list & hash */
1339 ixgbe_l2_tn_filter_init(eth_dev);
1341 TAILQ_INIT(&filter_ntuple_list);
1342 TAILQ_INIT(&filter_ethertype_list);
1343 TAILQ_INIT(&filter_syn_list);
1344 TAILQ_INIT(&filter_fdir_list);
1345 TAILQ_INIT(&filter_l2_tunnel_list);
1346 TAILQ_INIT(&ixgbe_flow_list);
1348 /* initialize bandwidth configuration info */
1349 memset(bw_conf, 0, sizeof(struct ixgbe_bw_conf));
1355 eth_ixgbe_dev_uninit(struct rte_eth_dev *eth_dev)
1357 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(eth_dev);
1358 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1359 struct ixgbe_hw *hw;
1361 PMD_INIT_FUNC_TRACE();
1363 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1366 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1368 if (hw->adapter_stopped == 0)
1369 ixgbe_dev_close(eth_dev);
1371 eth_dev->dev_ops = NULL;
1372 eth_dev->rx_pkt_burst = NULL;
1373 eth_dev->tx_pkt_burst = NULL;
1375 /* Unlock any pending hardware semaphore */
1376 ixgbe_swfw_lock_reset(hw);
1378 /* disable uio intr before callback unregister */
1379 rte_intr_disable(intr_handle);
1380 rte_intr_callback_unregister(intr_handle,
1381 ixgbe_dev_interrupt_handler, eth_dev);
1383 /* uninitialize PF if max_vfs not zero */
1384 ixgbe_pf_host_uninit(eth_dev);
1386 rte_free(eth_dev->data->mac_addrs);
1387 eth_dev->data->mac_addrs = NULL;
1389 rte_free(eth_dev->data->hash_mac_addrs);
1390 eth_dev->data->hash_mac_addrs = NULL;
1392 /* remove all the fdir filters & hash */
1393 ixgbe_fdir_filter_uninit(eth_dev);
1395 /* remove all the L2 tunnel filters & hash */
1396 ixgbe_l2_tn_filter_uninit(eth_dev);
1398 /* Remove all ntuple filters of the device */
1399 ixgbe_ntuple_filter_uninit(eth_dev);
1401 /* clear all the filters list */
1402 ixgbe_filterlist_flush();
1407 static int ixgbe_ntuple_filter_uninit(struct rte_eth_dev *eth_dev)
1409 struct ixgbe_filter_info *filter_info =
1410 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(eth_dev->data->dev_private);
1411 struct ixgbe_5tuple_filter *p_5tuple;
1413 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list))) {
1414 TAILQ_REMOVE(&filter_info->fivetuple_list,
1419 memset(filter_info->fivetuple_mask, 0,
1420 sizeof(uint32_t) * IXGBE_5TUPLE_ARRAY_SIZE);
1425 static int ixgbe_fdir_filter_uninit(struct rte_eth_dev *eth_dev)
1427 struct ixgbe_hw_fdir_info *fdir_info =
1428 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1429 struct ixgbe_fdir_filter *fdir_filter;
1431 if (fdir_info->hash_map)
1432 rte_free(fdir_info->hash_map);
1433 if (fdir_info->hash_handle)
1434 rte_hash_free(fdir_info->hash_handle);
1436 while ((fdir_filter = TAILQ_FIRST(&fdir_info->fdir_list))) {
1437 TAILQ_REMOVE(&fdir_info->fdir_list,
1440 rte_free(fdir_filter);
1446 static int ixgbe_l2_tn_filter_uninit(struct rte_eth_dev *eth_dev)
1448 struct ixgbe_l2_tn_info *l2_tn_info =
1449 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1450 struct ixgbe_l2_tn_filter *l2_tn_filter;
1452 if (l2_tn_info->hash_map)
1453 rte_free(l2_tn_info->hash_map);
1454 if (l2_tn_info->hash_handle)
1455 rte_hash_free(l2_tn_info->hash_handle);
1457 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
1458 TAILQ_REMOVE(&l2_tn_info->l2_tn_list,
1461 rte_free(l2_tn_filter);
1467 static int ixgbe_fdir_filter_init(struct rte_eth_dev *eth_dev)
1469 struct ixgbe_hw_fdir_info *fdir_info =
1470 IXGBE_DEV_PRIVATE_TO_FDIR_INFO(eth_dev->data->dev_private);
1471 char fdir_hash_name[RTE_HASH_NAMESIZE];
1472 struct rte_hash_parameters fdir_hash_params = {
1473 .name = fdir_hash_name,
1474 .entries = IXGBE_MAX_FDIR_FILTER_NUM,
1475 .key_len = sizeof(union ixgbe_atr_input),
1476 .hash_func = rte_hash_crc,
1477 .hash_func_init_val = 0,
1478 .socket_id = rte_socket_id(),
1481 TAILQ_INIT(&fdir_info->fdir_list);
1482 snprintf(fdir_hash_name, RTE_HASH_NAMESIZE,
1483 "fdir_%s", eth_dev->data->name);
1484 fdir_info->hash_handle = rte_hash_create(&fdir_hash_params);
1485 if (!fdir_info->hash_handle) {
1486 PMD_INIT_LOG(ERR, "Failed to create fdir hash table!");
1489 fdir_info->hash_map = rte_zmalloc("ixgbe",
1490 sizeof(struct ixgbe_fdir_filter *) *
1491 IXGBE_MAX_FDIR_FILTER_NUM,
1493 if (!fdir_info->hash_map) {
1495 "Failed to allocate memory for fdir hash map!");
1498 fdir_info->mask_added = FALSE;
1503 static int ixgbe_l2_tn_filter_init(struct rte_eth_dev *eth_dev)
1505 struct ixgbe_l2_tn_info *l2_tn_info =
1506 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(eth_dev->data->dev_private);
1507 char l2_tn_hash_name[RTE_HASH_NAMESIZE];
1508 struct rte_hash_parameters l2_tn_hash_params = {
1509 .name = l2_tn_hash_name,
1510 .entries = IXGBE_MAX_L2_TN_FILTER_NUM,
1511 .key_len = sizeof(struct ixgbe_l2_tn_key),
1512 .hash_func = rte_hash_crc,
1513 .hash_func_init_val = 0,
1514 .socket_id = rte_socket_id(),
1517 TAILQ_INIT(&l2_tn_info->l2_tn_list);
1518 snprintf(l2_tn_hash_name, RTE_HASH_NAMESIZE,
1519 "l2_tn_%s", eth_dev->data->name);
1520 l2_tn_info->hash_handle = rte_hash_create(&l2_tn_hash_params);
1521 if (!l2_tn_info->hash_handle) {
1522 PMD_INIT_LOG(ERR, "Failed to create L2 TN hash table!");
1525 l2_tn_info->hash_map = rte_zmalloc("ixgbe",
1526 sizeof(struct ixgbe_l2_tn_filter *) *
1527 IXGBE_MAX_L2_TN_FILTER_NUM,
1529 if (!l2_tn_info->hash_map) {
1531 "Failed to allocate memory for L2 TN hash map!");
1534 l2_tn_info->e_tag_en = FALSE;
1535 l2_tn_info->e_tag_fwd_en = FALSE;
1536 l2_tn_info->e_tag_ether_type = DEFAULT_ETAG_ETYPE;
1541 * Negotiate mailbox API version with the PF.
1542 * After reset API version is always set to the basic one (ixgbe_mbox_api_10).
1543 * Then we try to negotiate starting with the most recent one.
1544 * If all negotiation attempts fail, then we will proceed with
1545 * the default one (ixgbe_mbox_api_10).
1548 ixgbevf_negotiate_api(struct ixgbe_hw *hw)
1552 /* start with highest supported, proceed down */
1553 static const enum ixgbe_pfvf_api_rev sup_ver[] = {
1560 i != RTE_DIM(sup_ver) &&
1561 ixgbevf_negotiate_api_version(hw, sup_ver[i]) != 0;
1567 generate_random_mac_addr(struct ether_addr *mac_addr)
1571 /* Set Organizationally Unique Identifier (OUI) prefix. */
1572 mac_addr->addr_bytes[0] = 0x00;
1573 mac_addr->addr_bytes[1] = 0x09;
1574 mac_addr->addr_bytes[2] = 0xC0;
1575 /* Force indication of locally assigned MAC address. */
1576 mac_addr->addr_bytes[0] |= ETHER_LOCAL_ADMIN_ADDR;
1577 /* Generate the last 3 bytes of the MAC address with a random number. */
1578 random = rte_rand();
1579 memcpy(&mac_addr->addr_bytes[3], &random, 3);
1583 * Virtual Function device init
1586 eth_ixgbevf_dev_init(struct rte_eth_dev *eth_dev)
1590 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(eth_dev);
1591 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1592 struct ixgbe_hw *hw =
1593 IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1594 struct ixgbe_vfta *shadow_vfta =
1595 IXGBE_DEV_PRIVATE_TO_VFTA(eth_dev->data->dev_private);
1596 struct ixgbe_hwstrip *hwstrip =
1597 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(eth_dev->data->dev_private);
1598 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
1600 PMD_INIT_FUNC_TRACE();
1602 eth_dev->dev_ops = &ixgbevf_eth_dev_ops;
1603 eth_dev->rx_pkt_burst = &ixgbe_recv_pkts;
1604 eth_dev->tx_pkt_burst = &ixgbe_xmit_pkts;
1606 /* for secondary processes, we don't initialise any further as primary
1607 * has already done this work. Only check we don't need a different
1610 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1611 struct ixgbe_tx_queue *txq;
1612 /* TX queue function in primary, set by last queue initialized
1613 * Tx queue may not initialized by primary process
1615 if (eth_dev->data->tx_queues) {
1616 txq = eth_dev->data->tx_queues[eth_dev->data->nb_tx_queues - 1];
1617 ixgbe_set_tx_function(eth_dev, txq);
1619 /* Use default TX function if we get here */
1620 PMD_INIT_LOG(NOTICE,
1621 "No TX queues configured yet. Using default TX function.");
1624 ixgbe_set_rx_function(eth_dev);
1629 rte_eth_copy_pci_info(eth_dev, pci_dev);
1630 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
1632 hw->device_id = pci_dev->id.device_id;
1633 hw->vendor_id = pci_dev->id.vendor_id;
1634 hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1636 /* initialize the vfta */
1637 memset(shadow_vfta, 0, sizeof(*shadow_vfta));
1639 /* initialize the hw strip bitmap*/
1640 memset(hwstrip, 0, sizeof(*hwstrip));
1642 /* Initialize the shared code (base driver) */
1643 diag = ixgbe_init_shared_code(hw);
1644 if (diag != IXGBE_SUCCESS) {
1645 PMD_INIT_LOG(ERR, "Shared code init failed for ixgbevf: %d", diag);
1649 /* init_mailbox_params */
1650 hw->mbx.ops.init_params(hw);
1652 /* Reset the hw statistics */
1653 ixgbevf_dev_stats_reset(eth_dev);
1655 /* Disable the interrupts for VF */
1656 ixgbevf_intr_disable(hw);
1658 hw->mac.num_rar_entries = 128; /* The MAX of the underlying PF */
1659 diag = hw->mac.ops.reset_hw(hw);
1662 * The VF reset operation returns the IXGBE_ERR_INVALID_MAC_ADDR when
1663 * the underlying PF driver has not assigned a MAC address to the VF.
1664 * In this case, assign a random MAC address.
1666 if ((diag != IXGBE_SUCCESS) && (diag != IXGBE_ERR_INVALID_MAC_ADDR)) {
1667 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1671 /* negotiate mailbox API version to use with the PF. */
1672 ixgbevf_negotiate_api(hw);
1674 /* Get Rx/Tx queue count via mailbox, which is ready after reset_hw */
1675 ixgbevf_get_queues(hw, &tcs, &tc);
1677 /* Allocate memory for storing MAC addresses */
1678 eth_dev->data->mac_addrs = rte_zmalloc("ixgbevf", ETHER_ADDR_LEN *
1679 hw->mac.num_rar_entries, 0);
1680 if (eth_dev->data->mac_addrs == NULL) {
1682 "Failed to allocate %u bytes needed to store "
1684 ETHER_ADDR_LEN * hw->mac.num_rar_entries);
1688 /* Generate a random MAC address, if none was assigned by PF. */
1689 if (is_zero_ether_addr(perm_addr)) {
1690 generate_random_mac_addr(perm_addr);
1691 diag = ixgbe_set_rar_vf(hw, 1, perm_addr->addr_bytes, 0, 1);
1693 rte_free(eth_dev->data->mac_addrs);
1694 eth_dev->data->mac_addrs = NULL;
1697 PMD_INIT_LOG(INFO, "\tVF MAC address not assigned by Host PF");
1698 PMD_INIT_LOG(INFO, "\tAssign randomly generated MAC address "
1699 "%02x:%02x:%02x:%02x:%02x:%02x",
1700 perm_addr->addr_bytes[0],
1701 perm_addr->addr_bytes[1],
1702 perm_addr->addr_bytes[2],
1703 perm_addr->addr_bytes[3],
1704 perm_addr->addr_bytes[4],
1705 perm_addr->addr_bytes[5]);
1708 /* Copy the permanent MAC address */
1709 ether_addr_copy(perm_addr, ð_dev->data->mac_addrs[0]);
1711 /* reset the hardware with the new settings */
1712 diag = hw->mac.ops.start_hw(hw);
1718 PMD_INIT_LOG(ERR, "VF Initialization Failure: %d", diag);
1722 rte_intr_callback_register(intr_handle,
1723 ixgbevf_dev_interrupt_handler, eth_dev);
1724 rte_intr_enable(intr_handle);
1725 ixgbevf_intr_enable(hw);
1727 PMD_INIT_LOG(DEBUG, "port %d vendorID=0x%x deviceID=0x%x mac.type=%s",
1728 eth_dev->data->port_id, pci_dev->id.vendor_id,
1729 pci_dev->id.device_id, "ixgbe_mac_82599_vf");
1734 /* Virtual Function device uninit */
1737 eth_ixgbevf_dev_uninit(struct rte_eth_dev *eth_dev)
1739 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(eth_dev);
1740 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1741 struct ixgbe_hw *hw;
1743 PMD_INIT_FUNC_TRACE();
1745 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1748 hw = IXGBE_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1750 if (hw->adapter_stopped == 0)
1751 ixgbevf_dev_close(eth_dev);
1753 eth_dev->dev_ops = NULL;
1754 eth_dev->rx_pkt_burst = NULL;
1755 eth_dev->tx_pkt_burst = NULL;
1757 /* Disable the interrupts for VF */
1758 ixgbevf_intr_disable(hw);
1760 rte_free(eth_dev->data->mac_addrs);
1761 eth_dev->data->mac_addrs = NULL;
1763 rte_intr_disable(intr_handle);
1764 rte_intr_callback_unregister(intr_handle,
1765 ixgbevf_dev_interrupt_handler, eth_dev);
1770 static int eth_ixgbe_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1771 struct rte_pci_device *pci_dev)
1773 return rte_eth_dev_pci_generic_probe(pci_dev,
1774 sizeof(struct ixgbe_adapter), eth_ixgbe_dev_init);
1777 static int eth_ixgbe_pci_remove(struct rte_pci_device *pci_dev)
1779 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbe_dev_uninit);
1782 static struct rte_pci_driver rte_ixgbe_pmd = {
1783 .id_table = pci_id_ixgbe_map,
1784 .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
1785 .probe = eth_ixgbe_pci_probe,
1786 .remove = eth_ixgbe_pci_remove,
1789 static int eth_ixgbevf_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1790 struct rte_pci_device *pci_dev)
1792 return rte_eth_dev_pci_generic_probe(pci_dev,
1793 sizeof(struct ixgbe_adapter), eth_ixgbevf_dev_init);
1796 static int eth_ixgbevf_pci_remove(struct rte_pci_device *pci_dev)
1798 return rte_eth_dev_pci_generic_remove(pci_dev, eth_ixgbevf_dev_uninit);
1802 * virtual function driver struct
1804 static struct rte_pci_driver rte_ixgbevf_pmd = {
1805 .id_table = pci_id_ixgbevf_map,
1806 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
1807 .probe = eth_ixgbevf_pci_probe,
1808 .remove = eth_ixgbevf_pci_remove,
1812 ixgbe_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
1814 struct ixgbe_hw *hw =
1815 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1816 struct ixgbe_vfta *shadow_vfta =
1817 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1822 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
1823 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
1824 vfta = IXGBE_READ_REG(hw, IXGBE_VFTA(vid_idx));
1829 IXGBE_WRITE_REG(hw, IXGBE_VFTA(vid_idx), vfta);
1831 /* update local VFTA copy */
1832 shadow_vfta->vfta[vid_idx] = vfta;
1838 ixgbe_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
1841 ixgbe_vlan_hw_strip_enable(dev, queue);
1843 ixgbe_vlan_hw_strip_disable(dev, queue);
1847 ixgbe_vlan_tpid_set(struct rte_eth_dev *dev,
1848 enum rte_vlan_type vlan_type,
1851 struct ixgbe_hw *hw =
1852 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1857 qinq = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1858 qinq &= IXGBE_DMATXCTL_GDV;
1860 switch (vlan_type) {
1861 case ETH_VLAN_TYPE_INNER:
1863 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1864 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1865 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1866 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1867 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1868 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1869 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1872 PMD_DRV_LOG(ERR, "Inner type is not supported"
1876 case ETH_VLAN_TYPE_OUTER:
1878 /* Only the high 16-bits is valid */
1879 IXGBE_WRITE_REG(hw, IXGBE_EXVET, (uint32_t)tpid <<
1880 IXGBE_EXVET_VET_EXT_SHIFT);
1882 reg = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1883 reg = (reg & (~IXGBE_VLNCTRL_VET)) | (uint32_t)tpid;
1884 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, reg);
1885 reg = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
1886 reg = (reg & (~IXGBE_DMATXCTL_VT_MASK))
1887 | ((uint32_t)tpid << IXGBE_DMATXCTL_VT_SHIFT);
1888 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, reg);
1894 PMD_DRV_LOG(ERR, "Unsupported VLAN type %d", vlan_type);
1902 ixgbe_vlan_hw_filter_disable(struct rte_eth_dev *dev)
1904 struct ixgbe_hw *hw =
1905 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1908 PMD_INIT_FUNC_TRACE();
1910 /* Filter Table Disable */
1911 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1912 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
1914 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1918 ixgbe_vlan_hw_filter_enable(struct rte_eth_dev *dev)
1920 struct ixgbe_hw *hw =
1921 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1922 struct ixgbe_vfta *shadow_vfta =
1923 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
1927 PMD_INIT_FUNC_TRACE();
1929 /* Filter Table Enable */
1930 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1931 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
1932 vlnctrl |= IXGBE_VLNCTRL_VFE;
1934 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1936 /* write whatever is in local vfta copy */
1937 for (i = 0; i < IXGBE_VFTA_SIZE; i++)
1938 IXGBE_WRITE_REG(hw, IXGBE_VFTA(i), shadow_vfta->vfta[i]);
1942 ixgbe_vlan_hw_strip_bitmap_set(struct rte_eth_dev *dev, uint16_t queue, bool on)
1944 struct ixgbe_hwstrip *hwstrip =
1945 IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(dev->data->dev_private);
1946 struct ixgbe_rx_queue *rxq;
1948 if (queue >= IXGBE_MAX_RX_QUEUE_NUM)
1952 IXGBE_SET_HWSTRIP(hwstrip, queue);
1954 IXGBE_CLEAR_HWSTRIP(hwstrip, queue);
1956 if (queue >= dev->data->nb_rx_queues)
1959 rxq = dev->data->rx_queues[queue];
1962 rxq->vlan_flags = PKT_RX_VLAN_PKT | PKT_RX_VLAN_STRIPPED;
1964 rxq->vlan_flags = PKT_RX_VLAN_PKT;
1968 ixgbe_vlan_hw_strip_disable(struct rte_eth_dev *dev, uint16_t queue)
1970 struct ixgbe_hw *hw =
1971 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1974 PMD_INIT_FUNC_TRACE();
1976 if (hw->mac.type == ixgbe_mac_82598EB) {
1977 /* No queue level support */
1978 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
1982 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
1983 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
1984 ctrl &= ~IXGBE_RXDCTL_VME;
1985 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
1987 /* record those setting for HW strip per queue */
1988 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 0);
1992 ixgbe_vlan_hw_strip_enable(struct rte_eth_dev *dev, uint16_t queue)
1994 struct ixgbe_hw *hw =
1995 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1998 PMD_INIT_FUNC_TRACE();
2000 if (hw->mac.type == ixgbe_mac_82598EB) {
2001 /* No queue level supported */
2002 PMD_INIT_LOG(NOTICE, "82598EB not support queue level hw strip");
2006 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2007 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
2008 ctrl |= IXGBE_RXDCTL_VME;
2009 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
2011 /* record those setting for HW strip per queue */
2012 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, 1);
2016 ixgbe_vlan_hw_strip_disable_all(struct rte_eth_dev *dev)
2018 struct ixgbe_hw *hw =
2019 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2022 struct ixgbe_rx_queue *rxq;
2024 PMD_INIT_FUNC_TRACE();
2026 if (hw->mac.type == ixgbe_mac_82598EB) {
2027 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2028 ctrl &= ~IXGBE_VLNCTRL_VME;
2029 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2031 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2032 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2033 rxq = dev->data->rx_queues[i];
2034 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2035 ctrl &= ~IXGBE_RXDCTL_VME;
2036 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2038 /* record those setting for HW strip per queue */
2039 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 0);
2045 ixgbe_vlan_hw_strip_enable_all(struct rte_eth_dev *dev)
2047 struct ixgbe_hw *hw =
2048 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2051 struct ixgbe_rx_queue *rxq;
2053 PMD_INIT_FUNC_TRACE();
2055 if (hw->mac.type == ixgbe_mac_82598EB) {
2056 ctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2057 ctrl |= IXGBE_VLNCTRL_VME;
2058 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, ctrl);
2060 /* Other 10G NIC, the VLAN strip can be setup per queue in RXDCTL */
2061 for (i = 0; i < dev->data->nb_rx_queues; i++) {
2062 rxq = dev->data->rx_queues[i];
2063 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx));
2064 ctrl |= IXGBE_RXDCTL_VME;
2065 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl);
2067 /* record those setting for HW strip per queue */
2068 ixgbe_vlan_hw_strip_bitmap_set(dev, i, 1);
2074 ixgbe_vlan_hw_extend_disable(struct rte_eth_dev *dev)
2076 struct ixgbe_hw *hw =
2077 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2080 PMD_INIT_FUNC_TRACE();
2082 /* DMATXCTRL: Geric Double VLAN Disable */
2083 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2084 ctrl &= ~IXGBE_DMATXCTL_GDV;
2085 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2087 /* CTRL_EXT: Global Double VLAN Disable */
2088 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2089 ctrl &= ~IXGBE_EXTENDED_VLAN;
2090 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2095 ixgbe_vlan_hw_extend_enable(struct rte_eth_dev *dev)
2097 struct ixgbe_hw *hw =
2098 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2101 PMD_INIT_FUNC_TRACE();
2103 /* DMATXCTRL: Geric Double VLAN Enable */
2104 ctrl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2105 ctrl |= IXGBE_DMATXCTL_GDV;
2106 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, ctrl);
2108 /* CTRL_EXT: Global Double VLAN Enable */
2109 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
2110 ctrl |= IXGBE_EXTENDED_VLAN;
2111 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl);
2113 /* Clear pooling mode of PFVTCTL. It's required by X550. */
2114 if (hw->mac.type == ixgbe_mac_X550 ||
2115 hw->mac.type == ixgbe_mac_X550EM_x ||
2116 hw->mac.type == ixgbe_mac_X550EM_a) {
2117 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2118 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
2119 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
2123 * VET EXT field in the EXVET register = 0x8100 by default
2124 * So no need to change. Same to VT field of DMATXCTL register
2129 ixgbe_vlan_offload_set(struct rte_eth_dev *dev, int mask)
2131 if (mask & ETH_VLAN_STRIP_MASK) {
2132 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
2133 ixgbe_vlan_hw_strip_enable_all(dev);
2135 ixgbe_vlan_hw_strip_disable_all(dev);
2138 if (mask & ETH_VLAN_FILTER_MASK) {
2139 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
2140 ixgbe_vlan_hw_filter_enable(dev);
2142 ixgbe_vlan_hw_filter_disable(dev);
2145 if (mask & ETH_VLAN_EXTEND_MASK) {
2146 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
2147 ixgbe_vlan_hw_extend_enable(dev);
2149 ixgbe_vlan_hw_extend_disable(dev);
2154 ixgbe_vmdq_vlan_hw_filter_enable(struct rte_eth_dev *dev)
2156 struct ixgbe_hw *hw =
2157 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2158 /* VLNCTRL: enable vlan filtering and allow all vlan tags through */
2159 uint32_t vlanctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2161 vlanctrl |= IXGBE_VLNCTRL_VFE; /* enable vlan filters */
2162 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlanctrl);
2166 ixgbe_check_vf_rss_rxq_num(struct rte_eth_dev *dev, uint16_t nb_rx_q)
2168 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
2173 RTE_ETH_DEV_SRIOV(dev).active = ETH_64_POOLS;
2176 RTE_ETH_DEV_SRIOV(dev).active = ETH_32_POOLS;
2182 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = nb_rx_q;
2183 RTE_ETH_DEV_SRIOV(dev).def_pool_q_idx = pci_dev->max_vfs * nb_rx_q;
2189 ixgbe_check_mq_mode(struct rte_eth_dev *dev)
2191 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
2192 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2193 uint16_t nb_rx_q = dev->data->nb_rx_queues;
2194 uint16_t nb_tx_q = dev->data->nb_tx_queues;
2196 if (RTE_ETH_DEV_SRIOV(dev).active != 0) {
2197 /* check multi-queue mode */
2198 switch (dev_conf->rxmode.mq_mode) {
2199 case ETH_MQ_RX_VMDQ_DCB:
2200 PMD_INIT_LOG(INFO, "ETH_MQ_RX_VMDQ_DCB mode supported in SRIOV");
2202 case ETH_MQ_RX_VMDQ_DCB_RSS:
2203 /* DCB/RSS VMDQ in SRIOV mode, not implement yet */
2204 PMD_INIT_LOG(ERR, "SRIOV active,"
2205 " unsupported mq_mode rx %d.",
2206 dev_conf->rxmode.mq_mode);
2209 case ETH_MQ_RX_VMDQ_RSS:
2210 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_RSS;
2211 if (nb_rx_q <= RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)
2212 if (ixgbe_check_vf_rss_rxq_num(dev, nb_rx_q)) {
2213 PMD_INIT_LOG(ERR, "SRIOV is active,"
2214 " invalid queue number"
2215 " for VMDQ RSS, allowed"
2216 " value are 1, 2 or 4.");
2220 case ETH_MQ_RX_VMDQ_ONLY:
2221 case ETH_MQ_RX_NONE:
2222 /* if nothing mq mode configure, use default scheme */
2223 dev->data->dev_conf.rxmode.mq_mode = ETH_MQ_RX_VMDQ_ONLY;
2224 if (RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool > 1)
2225 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool = 1;
2227 default: /* ETH_MQ_RX_DCB, ETH_MQ_RX_DCB_RSS or ETH_MQ_TX_DCB*/
2228 /* SRIOV only works in VMDq enable mode */
2229 PMD_INIT_LOG(ERR, "SRIOV is active,"
2230 " wrong mq_mode rx %d.",
2231 dev_conf->rxmode.mq_mode);
2235 switch (dev_conf->txmode.mq_mode) {
2236 case ETH_MQ_TX_VMDQ_DCB:
2237 PMD_INIT_LOG(INFO, "ETH_MQ_TX_VMDQ_DCB mode supported in SRIOV");
2238 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_DCB;
2240 default: /* ETH_MQ_TX_VMDQ_ONLY or ETH_MQ_TX_NONE */
2241 dev->data->dev_conf.txmode.mq_mode = ETH_MQ_TX_VMDQ_ONLY;
2245 /* check valid queue number */
2246 if ((nb_rx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool) ||
2247 (nb_tx_q > RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool)) {
2248 PMD_INIT_LOG(ERR, "SRIOV is active,"
2249 " nb_rx_q=%d nb_tx_q=%d queue number"
2250 " must be less than or equal to %d.",
2252 RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool);
2256 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB_RSS) {
2257 PMD_INIT_LOG(ERR, "VMDQ+DCB+RSS mq_mode is"
2261 /* check configuration for vmdb+dcb mode */
2262 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_VMDQ_DCB) {
2263 const struct rte_eth_vmdq_dcb_conf *conf;
2265 if (nb_rx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2266 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_rx_q != %d.",
2267 IXGBE_VMDQ_DCB_NB_QUEUES);
2270 conf = &dev_conf->rx_adv_conf.vmdq_dcb_conf;
2271 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2272 conf->nb_queue_pools == ETH_32_POOLS)) {
2273 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2274 " nb_queue_pools must be %d or %d.",
2275 ETH_16_POOLS, ETH_32_POOLS);
2279 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_VMDQ_DCB) {
2280 const struct rte_eth_vmdq_dcb_tx_conf *conf;
2282 if (nb_tx_q != IXGBE_VMDQ_DCB_NB_QUEUES) {
2283 PMD_INIT_LOG(ERR, "VMDQ+DCB, nb_tx_q != %d",
2284 IXGBE_VMDQ_DCB_NB_QUEUES);
2287 conf = &dev_conf->tx_adv_conf.vmdq_dcb_tx_conf;
2288 if (!(conf->nb_queue_pools == ETH_16_POOLS ||
2289 conf->nb_queue_pools == ETH_32_POOLS)) {
2290 PMD_INIT_LOG(ERR, "VMDQ+DCB selected,"
2291 " nb_queue_pools != %d and"
2292 " nb_queue_pools != %d.",
2293 ETH_16_POOLS, ETH_32_POOLS);
2298 /* For DCB mode check our configuration before we go further */
2299 if (dev_conf->rxmode.mq_mode == ETH_MQ_RX_DCB) {
2300 const struct rte_eth_dcb_rx_conf *conf;
2302 if (nb_rx_q != IXGBE_DCB_NB_QUEUES) {
2303 PMD_INIT_LOG(ERR, "DCB selected, nb_rx_q != %d.",
2304 IXGBE_DCB_NB_QUEUES);
2307 conf = &dev_conf->rx_adv_conf.dcb_rx_conf;
2308 if (!(conf->nb_tcs == ETH_4_TCS ||
2309 conf->nb_tcs == ETH_8_TCS)) {
2310 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2311 " and nb_tcs != %d.",
2312 ETH_4_TCS, ETH_8_TCS);
2317 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_DCB) {
2318 const struct rte_eth_dcb_tx_conf *conf;
2320 if (nb_tx_q != IXGBE_DCB_NB_QUEUES) {
2321 PMD_INIT_LOG(ERR, "DCB, nb_tx_q != %d.",
2322 IXGBE_DCB_NB_QUEUES);
2325 conf = &dev_conf->tx_adv_conf.dcb_tx_conf;
2326 if (!(conf->nb_tcs == ETH_4_TCS ||
2327 conf->nb_tcs == ETH_8_TCS)) {
2328 PMD_INIT_LOG(ERR, "DCB selected, nb_tcs != %d"
2329 " and nb_tcs != %d.",
2330 ETH_4_TCS, ETH_8_TCS);
2336 * When DCB/VT is off, maximum number of queues changes,
2337 * except for 82598EB, which remains constant.
2339 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
2340 hw->mac.type != ixgbe_mac_82598EB) {
2341 if (nb_tx_q > IXGBE_NONE_MODE_TX_NB_QUEUES) {
2343 "Neither VT nor DCB are enabled, "
2345 IXGBE_NONE_MODE_TX_NB_QUEUES);
2354 ixgbe_dev_configure(struct rte_eth_dev *dev)
2356 struct ixgbe_interrupt *intr =
2357 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2358 struct ixgbe_adapter *adapter =
2359 (struct ixgbe_adapter *)dev->data->dev_private;
2362 PMD_INIT_FUNC_TRACE();
2363 /* multipe queue mode checking */
2364 ret = ixgbe_check_mq_mode(dev);
2366 PMD_DRV_LOG(ERR, "ixgbe_check_mq_mode fails with %d.",
2371 /* set flag to update link status after init */
2372 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2375 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
2376 * allocation or vector Rx preconditions we will reset it.
2378 adapter->rx_bulk_alloc_allowed = true;
2379 adapter->rx_vec_allowed = true;
2385 ixgbe_dev_phy_intr_setup(struct rte_eth_dev *dev)
2387 struct ixgbe_hw *hw =
2388 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2389 struct ixgbe_interrupt *intr =
2390 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
2393 /* only set up it on X550EM_X */
2394 if (hw->mac.type == ixgbe_mac_X550EM_x) {
2395 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
2396 gpie |= IXGBE_SDP0_GPIEN_X550EM_x;
2397 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
2398 if (hw->phy.type == ixgbe_phy_x550em_ext_t)
2399 intr->mask |= IXGBE_EICR_GPI_SDP0_X550EM_x;
2404 ixgbe_set_vf_rate_limit(struct rte_eth_dev *dev, uint16_t vf,
2405 uint16_t tx_rate, uint64_t q_msk)
2407 struct ixgbe_hw *hw;
2408 struct ixgbe_vf_info *vfinfo;
2409 struct rte_eth_link link;
2410 uint8_t nb_q_per_pool;
2411 uint32_t queue_stride;
2412 uint32_t queue_idx, idx = 0, vf_idx;
2414 uint16_t total_rate = 0;
2415 struct rte_pci_device *pci_dev;
2417 pci_dev = IXGBE_DEV_TO_PCI(dev);
2418 rte_eth_link_get_nowait(dev->data->port_id, &link);
2420 if (vf >= pci_dev->max_vfs)
2423 if (tx_rate > link.link_speed)
2429 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2430 vfinfo = *(IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private));
2431 nb_q_per_pool = RTE_ETH_DEV_SRIOV(dev).nb_q_per_pool;
2432 queue_stride = IXGBE_MAX_RX_QUEUE_NUM / RTE_ETH_DEV_SRIOV(dev).active;
2433 queue_idx = vf * queue_stride;
2434 queue_end = queue_idx + nb_q_per_pool - 1;
2435 if (queue_end >= hw->mac.max_tx_queues)
2439 for (vf_idx = 0; vf_idx < pci_dev->max_vfs; vf_idx++) {
2442 for (idx = 0; idx < RTE_DIM(vfinfo[vf_idx].tx_rate);
2444 total_rate += vfinfo[vf_idx].tx_rate[idx];
2450 /* Store tx_rate for this vf. */
2451 for (idx = 0; idx < nb_q_per_pool; idx++) {
2452 if (((uint64_t)0x1 << idx) & q_msk) {
2453 if (vfinfo[vf].tx_rate[idx] != tx_rate)
2454 vfinfo[vf].tx_rate[idx] = tx_rate;
2455 total_rate += tx_rate;
2459 if (total_rate > dev->data->dev_link.link_speed) {
2460 /* Reset stored TX rate of the VF if it causes exceed
2463 memset(vfinfo[vf].tx_rate, 0, sizeof(vfinfo[vf].tx_rate));
2467 /* Set RTTBCNRC of each queue/pool for vf X */
2468 for (; queue_idx <= queue_end; queue_idx++) {
2470 ixgbe_set_queue_rate_limit(dev, queue_idx, tx_rate);
2478 * Configure device link speed and setup link.
2479 * It returns 0 on success.
2482 ixgbe_dev_start(struct rte_eth_dev *dev)
2484 struct ixgbe_hw *hw =
2485 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2486 struct ixgbe_vf_info *vfinfo =
2487 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2488 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
2489 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2490 uint32_t intr_vector = 0;
2491 int err, link_up = 0, negotiate = 0;
2496 uint32_t *link_speeds;
2498 PMD_INIT_FUNC_TRACE();
2500 /* IXGBE devices don't support:
2501 * - half duplex (checked afterwards for valid speeds)
2502 * - fixed speed: TODO implement
2504 if (dev->data->dev_conf.link_speeds & ETH_LINK_SPEED_FIXED) {
2505 PMD_INIT_LOG(ERR, "Invalid link_speeds for port %hhu; fix speed not supported",
2506 dev->data->port_id);
2510 /* disable uio/vfio intr/eventfd mapping */
2511 rte_intr_disable(intr_handle);
2514 hw->adapter_stopped = 0;
2515 ixgbe_stop_adapter(hw);
2517 /* reinitialize adapter
2518 * this calls reset and start
2520 status = ixgbe_pf_reset_hw(hw);
2523 hw->mac.ops.start_hw(hw);
2524 hw->mac.get_link_status = true;
2526 /* configure PF module if SRIOV enabled */
2527 ixgbe_pf_host_configure(dev);
2529 ixgbe_dev_phy_intr_setup(dev);
2531 /* check and configure queue intr-vector mapping */
2532 if ((rte_intr_cap_multiple(intr_handle) ||
2533 !RTE_ETH_DEV_SRIOV(dev).active) &&
2534 dev->data->dev_conf.intr_conf.rxq != 0) {
2535 intr_vector = dev->data->nb_rx_queues;
2536 if (intr_vector > IXGBE_MAX_INTR_QUEUE_NUM) {
2537 PMD_INIT_LOG(ERR, "At most %d intr queues supported",
2538 IXGBE_MAX_INTR_QUEUE_NUM);
2541 if (rte_intr_efd_enable(intr_handle, intr_vector))
2545 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
2546 intr_handle->intr_vec =
2547 rte_zmalloc("intr_vec",
2548 dev->data->nb_rx_queues * sizeof(int), 0);
2549 if (intr_handle->intr_vec == NULL) {
2550 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
2551 " intr_vec", dev->data->nb_rx_queues);
2556 /* confiugre msix for sleep until rx interrupt */
2557 ixgbe_configure_msix(dev);
2559 /* initialize transmission unit */
2560 ixgbe_dev_tx_init(dev);
2562 /* This can fail when allocating mbufs for descriptor rings */
2563 err = ixgbe_dev_rx_init(dev);
2565 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware");
2569 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
2570 ETH_VLAN_EXTEND_MASK;
2571 ixgbe_vlan_offload_set(dev, mask);
2573 if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_VMDQ_ONLY) {
2574 /* Enable vlan filtering for VMDq */
2575 ixgbe_vmdq_vlan_hw_filter_enable(dev);
2578 /* Configure DCB hw */
2579 ixgbe_configure_dcb(dev);
2581 if (dev->data->dev_conf.fdir_conf.mode != RTE_FDIR_MODE_NONE) {
2582 err = ixgbe_fdir_configure(dev);
2587 /* Restore vf rate limit */
2588 if (vfinfo != NULL) {
2589 for (vf = 0; vf < pci_dev->max_vfs; vf++)
2590 for (idx = 0; idx < IXGBE_MAX_QUEUE_NUM_PER_VF; idx++)
2591 if (vfinfo[vf].tx_rate[idx] != 0)
2592 ixgbe_set_vf_rate_limit(
2594 vfinfo[vf].tx_rate[idx],
2598 ixgbe_restore_statistics_mapping(dev);
2600 err = ixgbe_dev_rxtx_start(dev);
2602 PMD_INIT_LOG(ERR, "Unable to start rxtx queues");
2606 /* Skip link setup if loopback mode is enabled for 82599. */
2607 if (hw->mac.type == ixgbe_mac_82599EB &&
2608 dev->data->dev_conf.lpbk_mode == IXGBE_LPBK_82599_TX_RX)
2609 goto skip_link_setup;
2611 if (ixgbe_is_sfp(hw) && hw->phy.multispeed_fiber) {
2612 err = hw->mac.ops.setup_sfp(hw);
2617 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2618 /* Turn on the copper */
2619 ixgbe_set_phy_power(hw, true);
2621 /* Turn on the laser */
2622 ixgbe_enable_tx_laser(hw);
2625 err = ixgbe_check_link(hw, &speed, &link_up, 0);
2628 dev->data->dev_link.link_status = link_up;
2630 err = ixgbe_get_link_capabilities(hw, &speed, &negotiate);
2634 link_speeds = &dev->data->dev_conf.link_speeds;
2635 if (*link_speeds & ~(ETH_LINK_SPEED_100M | ETH_LINK_SPEED_1G |
2636 ETH_LINK_SPEED_10G)) {
2637 PMD_INIT_LOG(ERR, "Invalid link setting");
2642 if (*link_speeds == ETH_LINK_SPEED_AUTONEG) {
2643 speed = (hw->mac.type != ixgbe_mac_82598EB) ?
2644 IXGBE_LINK_SPEED_82599_AUTONEG :
2645 IXGBE_LINK_SPEED_82598_AUTONEG;
2647 if (*link_speeds & ETH_LINK_SPEED_10G)
2648 speed |= IXGBE_LINK_SPEED_10GB_FULL;
2649 if (*link_speeds & ETH_LINK_SPEED_1G)
2650 speed |= IXGBE_LINK_SPEED_1GB_FULL;
2651 if (*link_speeds & ETH_LINK_SPEED_100M)
2652 speed |= IXGBE_LINK_SPEED_100_FULL;
2655 err = ixgbe_setup_link(hw, speed, link_up);
2661 if (rte_intr_allow_others(intr_handle)) {
2662 /* check if lsc interrupt is enabled */
2663 if (dev->data->dev_conf.intr_conf.lsc != 0)
2664 ixgbe_dev_lsc_interrupt_setup(dev);
2665 ixgbe_dev_macsec_interrupt_setup(dev);
2667 rte_intr_callback_unregister(intr_handle,
2668 ixgbe_dev_interrupt_handler, dev);
2669 if (dev->data->dev_conf.intr_conf.lsc != 0)
2670 PMD_INIT_LOG(INFO, "lsc won't enable because of"
2671 " no intr multiplex");
2674 /* check if rxq interrupt is enabled */
2675 if (dev->data->dev_conf.intr_conf.rxq != 0 &&
2676 rte_intr_dp_is_en(intr_handle))
2677 ixgbe_dev_rxq_interrupt_setup(dev);
2679 /* enable uio/vfio intr/eventfd mapping */
2680 rte_intr_enable(intr_handle);
2682 /* resume enabled intr since hw reset */
2683 ixgbe_enable_intr(dev);
2684 ixgbe_l2_tunnel_conf(dev);
2685 ixgbe_filter_restore(dev);
2690 PMD_INIT_LOG(ERR, "failure in ixgbe_dev_start(): %d", err);
2691 ixgbe_dev_clear_queues(dev);
2696 * Stop device: disable rx and tx functions to allow for reconfiguring.
2699 ixgbe_dev_stop(struct rte_eth_dev *dev)
2701 struct rte_eth_link link;
2702 struct ixgbe_hw *hw =
2703 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2704 struct ixgbe_vf_info *vfinfo =
2705 *IXGBE_DEV_PRIVATE_TO_P_VFDATA(dev->data->dev_private);
2706 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
2707 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2710 PMD_INIT_FUNC_TRACE();
2712 /* disable interrupts */
2713 ixgbe_disable_intr(hw);
2716 ixgbe_pf_reset_hw(hw);
2717 hw->adapter_stopped = 0;
2720 ixgbe_stop_adapter(hw);
2722 for (vf = 0; vfinfo != NULL && vf < pci_dev->max_vfs; vf++)
2723 vfinfo[vf].clear_to_send = false;
2725 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2726 /* Turn off the copper */
2727 ixgbe_set_phy_power(hw, false);
2729 /* Turn off the laser */
2730 ixgbe_disable_tx_laser(hw);
2733 ixgbe_dev_clear_queues(dev);
2735 /* Clear stored conf */
2736 dev->data->scattered_rx = 0;
2739 /* Clear recorded link status */
2740 memset(&link, 0, sizeof(link));
2741 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
2743 if (!rte_intr_allow_others(intr_handle))
2744 /* resume to the default handler */
2745 rte_intr_callback_register(intr_handle,
2746 ixgbe_dev_interrupt_handler,
2749 /* Clean datapath event and queue/vec mapping */
2750 rte_intr_efd_disable(intr_handle);
2751 if (intr_handle->intr_vec != NULL) {
2752 rte_free(intr_handle->intr_vec);
2753 intr_handle->intr_vec = NULL;
2758 * Set device link up: enable tx.
2761 ixgbe_dev_set_link_up(struct rte_eth_dev *dev)
2763 struct ixgbe_hw *hw =
2764 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2765 if (hw->mac.type == ixgbe_mac_82599EB) {
2766 #ifdef RTE_NIC_BYPASS
2767 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2768 /* Not suported in bypass mode */
2769 PMD_INIT_LOG(ERR, "Set link up is not supported "
2770 "by device id 0x%x", hw->device_id);
2776 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2777 /* Turn on the copper */
2778 ixgbe_set_phy_power(hw, true);
2780 /* Turn on the laser */
2781 ixgbe_enable_tx_laser(hw);
2788 * Set device link down: disable tx.
2791 ixgbe_dev_set_link_down(struct rte_eth_dev *dev)
2793 struct ixgbe_hw *hw =
2794 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2795 if (hw->mac.type == ixgbe_mac_82599EB) {
2796 #ifdef RTE_NIC_BYPASS
2797 if (hw->device_id == IXGBE_DEV_ID_82599_BYPASS) {
2798 /* Not suported in bypass mode */
2799 PMD_INIT_LOG(ERR, "Set link down is not supported "
2800 "by device id 0x%x", hw->device_id);
2806 if (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper) {
2807 /* Turn off the copper */
2808 ixgbe_set_phy_power(hw, false);
2810 /* Turn off the laser */
2811 ixgbe_disable_tx_laser(hw);
2818 * Reest and stop device.
2821 ixgbe_dev_close(struct rte_eth_dev *dev)
2823 struct ixgbe_hw *hw =
2824 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2826 PMD_INIT_FUNC_TRACE();
2828 ixgbe_pf_reset_hw(hw);
2830 ixgbe_dev_stop(dev);
2831 hw->adapter_stopped = 1;
2833 ixgbe_dev_free_queues(dev);
2835 ixgbe_disable_pcie_master(hw);
2837 /* reprogram the RAR[0] in case user changed it. */
2838 ixgbe_set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV);
2842 ixgbe_read_stats_registers(struct ixgbe_hw *hw,
2843 struct ixgbe_hw_stats *hw_stats,
2844 struct ixgbe_macsec_stats *macsec_stats,
2845 uint64_t *total_missed_rx, uint64_t *total_qbrc,
2846 uint64_t *total_qprc, uint64_t *total_qprdc)
2848 uint32_t bprc, lxon, lxoff, total;
2849 uint32_t delta_gprc = 0;
2851 /* Workaround for RX byte count not including CRC bytes when CRC
2852 * strip is enabled. CRC bytes are removed from counters when crc_strip
2855 int crc_strip = (IXGBE_READ_REG(hw, IXGBE_HLREG0) &
2856 IXGBE_HLREG0_RXCRCSTRP);
2858 hw_stats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
2859 hw_stats->illerrc += IXGBE_READ_REG(hw, IXGBE_ILLERRC);
2860 hw_stats->errbc += IXGBE_READ_REG(hw, IXGBE_ERRBC);
2861 hw_stats->mspdc += IXGBE_READ_REG(hw, IXGBE_MSPDC);
2863 for (i = 0; i < 8; i++) {
2864 uint32_t mp = IXGBE_READ_REG(hw, IXGBE_MPC(i));
2866 /* global total per queue */
2867 hw_stats->mpc[i] += mp;
2868 /* Running comprehensive total for stats display */
2869 *total_missed_rx += hw_stats->mpc[i];
2870 if (hw->mac.type == ixgbe_mac_82598EB) {
2871 hw_stats->rnbc[i] +=
2872 IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2873 hw_stats->pxonrxc[i] +=
2874 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
2875 hw_stats->pxoffrxc[i] +=
2876 IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
2878 hw_stats->pxonrxc[i] +=
2879 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
2880 hw_stats->pxoffrxc[i] +=
2881 IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
2882 hw_stats->pxon2offc[i] +=
2883 IXGBE_READ_REG(hw, IXGBE_PXON2OFFCNT(i));
2885 hw_stats->pxontxc[i] +=
2886 IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
2887 hw_stats->pxofftxc[i] +=
2888 IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
2890 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
2891 uint32_t delta_qprc = IXGBE_READ_REG(hw, IXGBE_QPRC(i));
2892 uint32_t delta_qptc = IXGBE_READ_REG(hw, IXGBE_QPTC(i));
2893 uint32_t delta_qprdc = IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
2895 delta_gprc += delta_qprc;
2897 hw_stats->qprc[i] += delta_qprc;
2898 hw_stats->qptc[i] += delta_qptc;
2900 hw_stats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
2901 hw_stats->qbrc[i] +=
2902 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)) << 32);
2904 hw_stats->qbrc[i] -= delta_qprc * ETHER_CRC_LEN;
2906 hw_stats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
2907 hw_stats->qbtc[i] +=
2908 ((uint64_t)IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)) << 32);
2910 hw_stats->qprdc[i] += delta_qprdc;
2911 *total_qprdc += hw_stats->qprdc[i];
2913 *total_qprc += hw_stats->qprc[i];
2914 *total_qbrc += hw_stats->qbrc[i];
2916 hw_stats->mlfc += IXGBE_READ_REG(hw, IXGBE_MLFC);
2917 hw_stats->mrfc += IXGBE_READ_REG(hw, IXGBE_MRFC);
2918 hw_stats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
2921 * An errata states that gprc actually counts good + missed packets:
2922 * Workaround to set gprc to summated queue packet receives
2924 hw_stats->gprc = *total_qprc;
2926 if (hw->mac.type != ixgbe_mac_82598EB) {
2927 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
2928 hw_stats->gorc += ((u64)IXGBE_READ_REG(hw, IXGBE_GORCH) << 32);
2929 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
2930 hw_stats->gotc += ((u64)IXGBE_READ_REG(hw, IXGBE_GOTCH) << 32);
2931 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
2932 hw_stats->tor += ((u64)IXGBE_READ_REG(hw, IXGBE_TORH) << 32);
2933 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
2934 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
2936 hw_stats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
2937 hw_stats->lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
2938 /* 82598 only has a counter in the high register */
2939 hw_stats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
2940 hw_stats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
2941 hw_stats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
2943 uint64_t old_tpr = hw_stats->tpr;
2945 hw_stats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
2946 hw_stats->tpt += IXGBE_READ_REG(hw, IXGBE_TPT);
2949 hw_stats->gorc -= delta_gprc * ETHER_CRC_LEN;
2951 uint64_t delta_gptc = IXGBE_READ_REG(hw, IXGBE_GPTC);
2952 hw_stats->gptc += delta_gptc;
2953 hw_stats->gotc -= delta_gptc * ETHER_CRC_LEN;
2954 hw_stats->tor -= (hw_stats->tpr - old_tpr) * ETHER_CRC_LEN;
2957 * Workaround: mprc hardware is incorrectly counting
2958 * broadcasts, so for now we subtract those.
2960 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
2961 hw_stats->bprc += bprc;
2962 hw_stats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
2963 if (hw->mac.type == ixgbe_mac_82598EB)
2964 hw_stats->mprc -= bprc;
2966 hw_stats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
2967 hw_stats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
2968 hw_stats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
2969 hw_stats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
2970 hw_stats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
2971 hw_stats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
2973 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
2974 hw_stats->lxontxc += lxon;
2975 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
2976 hw_stats->lxofftxc += lxoff;
2977 total = lxon + lxoff;
2979 hw_stats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
2980 hw_stats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
2981 hw_stats->gptc -= total;
2982 hw_stats->mptc -= total;
2983 hw_stats->ptc64 -= total;
2984 hw_stats->gotc -= total * ETHER_MIN_LEN;
2986 hw_stats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
2987 hw_stats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
2988 hw_stats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
2989 hw_stats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
2990 hw_stats->mngprc += IXGBE_READ_REG(hw, IXGBE_MNGPRC);
2991 hw_stats->mngpdc += IXGBE_READ_REG(hw, IXGBE_MNGPDC);
2992 hw_stats->mngptc += IXGBE_READ_REG(hw, IXGBE_MNGPTC);
2993 hw_stats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
2994 hw_stats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
2995 hw_stats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
2996 hw_stats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
2997 hw_stats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
2998 hw_stats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
2999 hw_stats->xec += IXGBE_READ_REG(hw, IXGBE_XEC);
3000 hw_stats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
3001 hw_stats->fclast += IXGBE_READ_REG(hw, IXGBE_FCLAST);
3002 /* Only read FCOE on 82599 */
3003 if (hw->mac.type != ixgbe_mac_82598EB) {
3004 hw_stats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
3005 hw_stats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
3006 hw_stats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
3007 hw_stats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
3008 hw_stats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
3011 /* Flow Director Stats registers */
3012 hw_stats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
3013 hw_stats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
3015 /* MACsec Stats registers */
3016 macsec_stats->out_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECTXUT);
3017 macsec_stats->out_pkts_encrypted +=
3018 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTE);
3019 macsec_stats->out_pkts_protected +=
3020 IXGBE_READ_REG(hw, IXGBE_LSECTXPKTP);
3021 macsec_stats->out_octets_encrypted +=
3022 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTE);
3023 macsec_stats->out_octets_protected +=
3024 IXGBE_READ_REG(hw, IXGBE_LSECTXOCTP);
3025 macsec_stats->in_pkts_untagged += IXGBE_READ_REG(hw, IXGBE_LSECRXUT);
3026 macsec_stats->in_pkts_badtag += IXGBE_READ_REG(hw, IXGBE_LSECRXBAD);
3027 macsec_stats->in_pkts_nosci += IXGBE_READ_REG(hw, IXGBE_LSECRXNOSCI);
3028 macsec_stats->in_pkts_unknownsci +=
3029 IXGBE_READ_REG(hw, IXGBE_LSECRXUNSCI);
3030 macsec_stats->in_octets_decrypted +=
3031 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTD);
3032 macsec_stats->in_octets_validated +=
3033 IXGBE_READ_REG(hw, IXGBE_LSECRXOCTV);
3034 macsec_stats->in_pkts_unchecked += IXGBE_READ_REG(hw, IXGBE_LSECRXUNCH);
3035 macsec_stats->in_pkts_delayed += IXGBE_READ_REG(hw, IXGBE_LSECRXDELAY);
3036 macsec_stats->in_pkts_late += IXGBE_READ_REG(hw, IXGBE_LSECRXLATE);
3037 for (i = 0; i < 2; i++) {
3038 macsec_stats->in_pkts_ok +=
3039 IXGBE_READ_REG(hw, IXGBE_LSECRXOK(i));
3040 macsec_stats->in_pkts_invalid +=
3041 IXGBE_READ_REG(hw, IXGBE_LSECRXINV(i));
3042 macsec_stats->in_pkts_notvalid +=
3043 IXGBE_READ_REG(hw, IXGBE_LSECRXNV(i));
3045 macsec_stats->in_pkts_unusedsa += IXGBE_READ_REG(hw, IXGBE_LSECRXUNSA);
3046 macsec_stats->in_pkts_notusingsa +=
3047 IXGBE_READ_REG(hw, IXGBE_LSECRXNUSA);
3051 * This function is based on ixgbe_update_stats_counters() in ixgbe/ixgbe.c
3054 ixgbe_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3056 struct ixgbe_hw *hw =
3057 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3058 struct ixgbe_hw_stats *hw_stats =
3059 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3060 struct ixgbe_macsec_stats *macsec_stats =
3061 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3062 dev->data->dev_private);
3063 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3066 total_missed_rx = 0;
3071 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3072 &total_qbrc, &total_qprc, &total_qprdc);
3077 /* Fill out the rte_eth_stats statistics structure */
3078 stats->ipackets = total_qprc;
3079 stats->ibytes = total_qbrc;
3080 stats->opackets = hw_stats->gptc;
3081 stats->obytes = hw_stats->gotc;
3083 for (i = 0; i < IXGBE_QUEUE_STAT_COUNTERS; i++) {
3084 stats->q_ipackets[i] = hw_stats->qprc[i];
3085 stats->q_opackets[i] = hw_stats->qptc[i];
3086 stats->q_ibytes[i] = hw_stats->qbrc[i];
3087 stats->q_obytes[i] = hw_stats->qbtc[i];
3088 stats->q_errors[i] = hw_stats->qprdc[i];
3092 stats->imissed = total_missed_rx;
3093 stats->ierrors = hw_stats->crcerrs +
3109 ixgbe_dev_stats_reset(struct rte_eth_dev *dev)
3111 struct ixgbe_hw_stats *stats =
3112 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3114 /* HW registers are cleared on read */
3115 ixgbe_dev_stats_get(dev, NULL);
3117 /* Reset software totals */
3118 memset(stats, 0, sizeof(*stats));
3121 /* This function calculates the number of xstats based on the current config */
3123 ixgbe_xstats_calc_num(void) {
3124 return IXGBE_NB_HW_STATS + IXGBE_NB_MACSEC_STATS +
3125 (IXGBE_NB_RXQ_PRIO_STATS * IXGBE_NB_RXQ_PRIO_VALUES) +
3126 (IXGBE_NB_TXQ_PRIO_STATS * IXGBE_NB_TXQ_PRIO_VALUES);
3129 static int ixgbe_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3130 struct rte_eth_xstat_name *xstats_names, __rte_unused unsigned limit)
3132 const unsigned cnt_stats = ixgbe_xstats_calc_num();
3133 unsigned stat, i, count;
3135 if (xstats_names != NULL) {
3138 /* Note: limit >= cnt_stats checked upstream
3139 * in rte_eth_xstats_names()
3142 /* Extended stats from ixgbe_hw_stats */
3143 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3144 snprintf(xstats_names[count].name,
3145 sizeof(xstats_names[count].name),
3147 rte_ixgbe_stats_strings[i].name);
3152 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3153 snprintf(xstats_names[count].name,
3154 sizeof(xstats_names[count].name),
3156 rte_ixgbe_macsec_strings[i].name);
3160 /* RX Priority Stats */
3161 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3162 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3163 snprintf(xstats_names[count].name,
3164 sizeof(xstats_names[count].name),
3165 "rx_priority%u_%s", i,
3166 rte_ixgbe_rxq_strings[stat].name);
3171 /* TX Priority Stats */
3172 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3173 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3174 snprintf(xstats_names[count].name,
3175 sizeof(xstats_names[count].name),
3176 "tx_priority%u_%s", i,
3177 rte_ixgbe_txq_strings[stat].name);
3185 static int ixgbevf_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
3186 struct rte_eth_xstat_name *xstats_names, unsigned limit)
3190 if (limit < IXGBEVF_NB_XSTATS && xstats_names != NULL)
3193 if (xstats_names != NULL)
3194 for (i = 0; i < IXGBEVF_NB_XSTATS; i++)
3195 snprintf(xstats_names[i].name,
3196 sizeof(xstats_names[i].name),
3197 "%s", rte_ixgbevf_stats_strings[i].name);
3198 return IXGBEVF_NB_XSTATS;
3202 ixgbe_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3205 struct ixgbe_hw *hw =
3206 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3207 struct ixgbe_hw_stats *hw_stats =
3208 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3209 struct ixgbe_macsec_stats *macsec_stats =
3210 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3211 dev->data->dev_private);
3212 uint64_t total_missed_rx, total_qbrc, total_qprc, total_qprdc;
3213 unsigned i, stat, count = 0;
3215 count = ixgbe_xstats_calc_num();
3220 total_missed_rx = 0;
3225 ixgbe_read_stats_registers(hw, hw_stats, macsec_stats, &total_missed_rx,
3226 &total_qbrc, &total_qprc, &total_qprdc);
3228 /* If this is a reset xstats is NULL, and we have cleared the
3229 * registers by reading them.
3234 /* Extended stats from ixgbe_hw_stats */
3236 for (i = 0; i < IXGBE_NB_HW_STATS; i++) {
3237 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3238 rte_ixgbe_stats_strings[i].offset);
3239 xstats[count].id = count;
3244 for (i = 0; i < IXGBE_NB_MACSEC_STATS; i++) {
3245 xstats[count].value = *(uint64_t *)(((char *)macsec_stats) +
3246 rte_ixgbe_macsec_strings[i].offset);
3247 xstats[count].id = count;
3251 /* RX Priority Stats */
3252 for (stat = 0; stat < IXGBE_NB_RXQ_PRIO_STATS; stat++) {
3253 for (i = 0; i < IXGBE_NB_RXQ_PRIO_VALUES; i++) {
3254 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3255 rte_ixgbe_rxq_strings[stat].offset +
3256 (sizeof(uint64_t) * i));
3257 xstats[count].id = count;
3262 /* TX Priority Stats */
3263 for (stat = 0; stat < IXGBE_NB_TXQ_PRIO_STATS; stat++) {
3264 for (i = 0; i < IXGBE_NB_TXQ_PRIO_VALUES; i++) {
3265 xstats[count].value = *(uint64_t *)(((char *)hw_stats) +
3266 rte_ixgbe_txq_strings[stat].offset +
3267 (sizeof(uint64_t) * i));
3268 xstats[count].id = count;
3276 ixgbe_dev_xstats_reset(struct rte_eth_dev *dev)
3278 struct ixgbe_hw_stats *stats =
3279 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3280 struct ixgbe_macsec_stats *macsec_stats =
3281 IXGBE_DEV_PRIVATE_TO_MACSEC_STATS(
3282 dev->data->dev_private);
3284 unsigned count = ixgbe_xstats_calc_num();
3286 /* HW registers are cleared on read */
3287 ixgbe_dev_xstats_get(dev, NULL, count);
3289 /* Reset software totals */
3290 memset(stats, 0, sizeof(*stats));
3291 memset(macsec_stats, 0, sizeof(*macsec_stats));
3295 ixgbevf_update_stats(struct rte_eth_dev *dev)
3297 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3298 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3299 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3301 /* Good Rx packet, include VF loopback */
3302 UPDATE_VF_STAT(IXGBE_VFGPRC,
3303 hw_stats->last_vfgprc, hw_stats->vfgprc);
3305 /* Good Rx octets, include VF loopback */
3306 UPDATE_VF_STAT_36BIT(IXGBE_VFGORC_LSB, IXGBE_VFGORC_MSB,
3307 hw_stats->last_vfgorc, hw_stats->vfgorc);
3309 /* Good Tx packet, include VF loopback */
3310 UPDATE_VF_STAT(IXGBE_VFGPTC,
3311 hw_stats->last_vfgptc, hw_stats->vfgptc);
3313 /* Good Tx octets, include VF loopback */
3314 UPDATE_VF_STAT_36BIT(IXGBE_VFGOTC_LSB, IXGBE_VFGOTC_MSB,
3315 hw_stats->last_vfgotc, hw_stats->vfgotc);
3317 /* Rx Multicst Packet */
3318 UPDATE_VF_STAT(IXGBE_VFMPRC,
3319 hw_stats->last_vfmprc, hw_stats->vfmprc);
3323 ixgbevf_dev_xstats_get(struct rte_eth_dev *dev, struct rte_eth_xstat *xstats,
3326 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3327 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3330 if (n < IXGBEVF_NB_XSTATS)
3331 return IXGBEVF_NB_XSTATS;
3333 ixgbevf_update_stats(dev);
3338 /* Extended stats */
3339 for (i = 0; i < IXGBEVF_NB_XSTATS; i++) {
3341 xstats[i].value = *(uint64_t *)(((char *)hw_stats) +
3342 rte_ixgbevf_stats_strings[i].offset);
3345 return IXGBEVF_NB_XSTATS;
3349 ixgbevf_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
3351 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3352 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3354 ixgbevf_update_stats(dev);
3359 stats->ipackets = hw_stats->vfgprc;
3360 stats->ibytes = hw_stats->vfgorc;
3361 stats->opackets = hw_stats->vfgptc;
3362 stats->obytes = hw_stats->vfgotc;
3366 ixgbevf_dev_stats_reset(struct rte_eth_dev *dev)
3368 struct ixgbevf_hw_stats *hw_stats = (struct ixgbevf_hw_stats *)
3369 IXGBE_DEV_PRIVATE_TO_STATS(dev->data->dev_private);
3371 /* Sync HW register to the last stats */
3372 ixgbevf_dev_stats_get(dev, NULL);
3374 /* reset HW current stats*/
3375 hw_stats->vfgprc = 0;
3376 hw_stats->vfgorc = 0;
3377 hw_stats->vfgptc = 0;
3378 hw_stats->vfgotc = 0;
3382 ixgbe_fw_version_get(struct rte_eth_dev *dev, char *fw_version, size_t fw_size)
3384 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3385 u16 eeprom_verh, eeprom_verl;
3389 ixgbe_read_eeprom(hw, 0x2e, &eeprom_verh);
3390 ixgbe_read_eeprom(hw, 0x2d, &eeprom_verl);
3392 etrack_id = (eeprom_verh << 16) | eeprom_verl;
3393 ret = snprintf(fw_version, fw_size, "0x%08x", etrack_id);
3395 ret += 1; /* add the size of '\0' */
3396 if (fw_size < (u32)ret)
3403 ixgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
3405 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
3406 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3407 struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
3409 dev_info->pci_dev = pci_dev;
3410 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3411 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3412 if (RTE_ETH_DEV_SRIOV(dev).active == 0) {
3414 * When DCB/VT is off, maximum number of queues changes,
3415 * except for 82598EB, which remains constant.
3417 if (dev_conf->txmode.mq_mode == ETH_MQ_TX_NONE &&
3418 hw->mac.type != ixgbe_mac_82598EB)
3419 dev_info->max_tx_queues = IXGBE_NONE_MODE_TX_NB_QUEUES;
3421 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL register */
3422 dev_info->max_rx_pktlen = 15872; /* includes CRC, cf MAXFRS register */
3423 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3424 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3425 dev_info->max_vfs = pci_dev->max_vfs;
3426 if (hw->mac.type == ixgbe_mac_82598EB)
3427 dev_info->max_vmdq_pools = ETH_16_POOLS;
3429 dev_info->max_vmdq_pools = ETH_64_POOLS;
3430 dev_info->vmdq_queue_num = dev_info->max_rx_queues;
3431 dev_info->rx_offload_capa =
3432 DEV_RX_OFFLOAD_VLAN_STRIP |
3433 DEV_RX_OFFLOAD_IPV4_CKSUM |
3434 DEV_RX_OFFLOAD_UDP_CKSUM |
3435 DEV_RX_OFFLOAD_TCP_CKSUM;
3438 * RSC is only supported by 82599 and x540 PF devices in a non-SR-IOV
3441 if ((hw->mac.type == ixgbe_mac_82599EB ||
3442 hw->mac.type == ixgbe_mac_X540) &&
3443 !RTE_ETH_DEV_SRIOV(dev).active)
3444 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_TCP_LRO;
3446 if (hw->mac.type == ixgbe_mac_82599EB ||
3447 hw->mac.type == ixgbe_mac_X540)
3448 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_MACSEC_STRIP;
3450 if (hw->mac.type == ixgbe_mac_X550 ||
3451 hw->mac.type == ixgbe_mac_X550EM_x ||
3452 hw->mac.type == ixgbe_mac_X550EM_a)
3453 dev_info->rx_offload_capa |= DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM;
3455 dev_info->tx_offload_capa =
3456 DEV_TX_OFFLOAD_VLAN_INSERT |
3457 DEV_TX_OFFLOAD_IPV4_CKSUM |
3458 DEV_TX_OFFLOAD_UDP_CKSUM |
3459 DEV_TX_OFFLOAD_TCP_CKSUM |
3460 DEV_TX_OFFLOAD_SCTP_CKSUM |
3461 DEV_TX_OFFLOAD_TCP_TSO;
3463 if (hw->mac.type == ixgbe_mac_82599EB ||
3464 hw->mac.type == ixgbe_mac_X540)
3465 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_MACSEC_INSERT;
3467 if (hw->mac.type == ixgbe_mac_X550 ||
3468 hw->mac.type == ixgbe_mac_X550EM_x ||
3469 hw->mac.type == ixgbe_mac_X550EM_a)
3470 dev_info->tx_offload_capa |= DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM;
3472 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3474 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3475 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3476 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3478 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3482 dev_info->default_txconf = (struct rte_eth_txconf) {
3484 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3485 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3486 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3488 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3489 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3490 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3491 ETH_TXQ_FLAGS_NOOFFLOADS,
3494 dev_info->rx_desc_lim = rx_desc_lim;
3495 dev_info->tx_desc_lim = tx_desc_lim;
3497 dev_info->hash_key_size = IXGBE_HKEY_MAX_INDEX * sizeof(uint32_t);
3498 dev_info->reta_size = ixgbe_reta_size_get(hw->mac.type);
3499 dev_info->flow_type_rss_offloads = IXGBE_RSS_OFFLOAD_ALL;
3501 dev_info->speed_capa = ETH_LINK_SPEED_1G | ETH_LINK_SPEED_10G;
3502 if (hw->mac.type == ixgbe_mac_X540 ||
3503 hw->mac.type == ixgbe_mac_X540_vf ||
3504 hw->mac.type == ixgbe_mac_X550 ||
3505 hw->mac.type == ixgbe_mac_X550_vf) {
3506 dev_info->speed_capa |= ETH_LINK_SPEED_100M;
3510 static const uint32_t *
3511 ixgbe_dev_supported_ptypes_get(struct rte_eth_dev *dev)
3513 static const uint32_t ptypes[] = {
3514 /* For non-vec functions,
3515 * refers to ixgbe_rxd_pkt_info_to_pkt_type();
3516 * for vec functions,
3517 * refers to _recv_raw_pkts_vec().
3521 RTE_PTYPE_L3_IPV4_EXT,
3523 RTE_PTYPE_L3_IPV6_EXT,
3527 RTE_PTYPE_TUNNEL_IP,
3528 RTE_PTYPE_INNER_L3_IPV6,
3529 RTE_PTYPE_INNER_L3_IPV6_EXT,
3530 RTE_PTYPE_INNER_L4_TCP,
3531 RTE_PTYPE_INNER_L4_UDP,
3535 if (dev->rx_pkt_burst == ixgbe_recv_pkts ||
3536 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_single_alloc ||
3537 dev->rx_pkt_burst == ixgbe_recv_pkts_lro_bulk_alloc ||
3538 dev->rx_pkt_burst == ixgbe_recv_pkts_bulk_alloc)
3544 ixgbevf_dev_info_get(struct rte_eth_dev *dev,
3545 struct rte_eth_dev_info *dev_info)
3547 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
3548 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3550 dev_info->pci_dev = pci_dev;
3551 dev_info->max_rx_queues = (uint16_t)hw->mac.max_rx_queues;
3552 dev_info->max_tx_queues = (uint16_t)hw->mac.max_tx_queues;
3553 dev_info->min_rx_bufsize = 1024; /* cf BSIZEPACKET in SRRCTL reg */
3554 dev_info->max_rx_pktlen = 9728; /* includes CRC, cf MAXFRS reg */
3555 dev_info->max_mac_addrs = hw->mac.num_rar_entries;
3556 dev_info->max_hash_mac_addrs = IXGBE_VMDQ_NUM_UC_MAC;
3557 dev_info->max_vfs = pci_dev->max_vfs;
3558 if (hw->mac.type == ixgbe_mac_82598EB)
3559 dev_info->max_vmdq_pools = ETH_16_POOLS;
3561 dev_info->max_vmdq_pools = ETH_64_POOLS;
3562 dev_info->rx_offload_capa = DEV_RX_OFFLOAD_VLAN_STRIP |
3563 DEV_RX_OFFLOAD_IPV4_CKSUM |
3564 DEV_RX_OFFLOAD_UDP_CKSUM |
3565 DEV_RX_OFFLOAD_TCP_CKSUM;
3566 dev_info->tx_offload_capa = DEV_TX_OFFLOAD_VLAN_INSERT |
3567 DEV_TX_OFFLOAD_IPV4_CKSUM |
3568 DEV_TX_OFFLOAD_UDP_CKSUM |
3569 DEV_TX_OFFLOAD_TCP_CKSUM |
3570 DEV_TX_OFFLOAD_SCTP_CKSUM |
3571 DEV_TX_OFFLOAD_TCP_TSO;
3573 dev_info->default_rxconf = (struct rte_eth_rxconf) {
3575 .pthresh = IXGBE_DEFAULT_RX_PTHRESH,
3576 .hthresh = IXGBE_DEFAULT_RX_HTHRESH,
3577 .wthresh = IXGBE_DEFAULT_RX_WTHRESH,
3579 .rx_free_thresh = IXGBE_DEFAULT_RX_FREE_THRESH,
3583 dev_info->default_txconf = (struct rte_eth_txconf) {
3585 .pthresh = IXGBE_DEFAULT_TX_PTHRESH,
3586 .hthresh = IXGBE_DEFAULT_TX_HTHRESH,
3587 .wthresh = IXGBE_DEFAULT_TX_WTHRESH,
3589 .tx_free_thresh = IXGBE_DEFAULT_TX_FREE_THRESH,
3590 .tx_rs_thresh = IXGBE_DEFAULT_TX_RSBIT_THRESH,
3591 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS |
3592 ETH_TXQ_FLAGS_NOOFFLOADS,
3595 dev_info->rx_desc_lim = rx_desc_lim;
3596 dev_info->tx_desc_lim = tx_desc_lim;
3599 /* return 0 means link status changed, -1 means not changed */
3601 ixgbe_dev_link_update(struct rte_eth_dev *dev, int wait_to_complete)
3603 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3604 struct rte_eth_link link, old;
3605 ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
3606 struct ixgbe_interrupt *intr =
3607 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3611 bool autoneg = false;
3613 link.link_status = ETH_LINK_DOWN;
3614 link.link_speed = 0;
3615 link.link_duplex = ETH_LINK_HALF_DUPLEX;
3616 memset(&old, 0, sizeof(old));
3617 rte_ixgbe_dev_atomic_read_link_status(dev, &old);
3619 hw->mac.get_link_status = true;
3621 if ((intr->flags & IXGBE_FLAG_NEED_LINK_CONFIG) &&
3622 hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) {
3623 speed = hw->phy.autoneg_advertised;
3625 ixgbe_get_link_capabilities(hw, &speed, &autoneg);
3626 ixgbe_setup_link(hw, speed, true);
3629 /* check if it needs to wait to complete, if lsc interrupt is enabled */
3630 if (wait_to_complete == 0 || dev->data->dev_conf.intr_conf.lsc != 0)
3631 diag = ixgbe_check_link(hw, &link_speed, &link_up, 0);
3633 diag = ixgbe_check_link(hw, &link_speed, &link_up, 1);
3636 link.link_speed = ETH_SPEED_NUM_100M;
3637 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3638 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3639 if (link.link_status == old.link_status)
3645 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3646 intr->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
3647 if (link.link_status == old.link_status)
3651 intr->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
3652 link.link_status = ETH_LINK_UP;
3653 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3655 switch (link_speed) {
3657 case IXGBE_LINK_SPEED_UNKNOWN:
3658 link.link_duplex = ETH_LINK_FULL_DUPLEX;
3659 link.link_speed = ETH_SPEED_NUM_100M;
3662 case IXGBE_LINK_SPEED_100_FULL:
3663 link.link_speed = ETH_SPEED_NUM_100M;
3666 case IXGBE_LINK_SPEED_1GB_FULL:
3667 link.link_speed = ETH_SPEED_NUM_1G;
3670 case IXGBE_LINK_SPEED_10GB_FULL:
3671 link.link_speed = ETH_SPEED_NUM_10G;
3674 rte_ixgbe_dev_atomic_write_link_status(dev, &link);
3676 if (link.link_status == old.link_status)
3683 ixgbe_dev_promiscuous_enable(struct rte_eth_dev *dev)
3685 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3688 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3689 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3690 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3694 ixgbe_dev_promiscuous_disable(struct rte_eth_dev *dev)
3696 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3699 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3700 fctrl &= (~IXGBE_FCTRL_UPE);
3701 if (dev->data->all_multicast == 1)
3702 fctrl |= IXGBE_FCTRL_MPE;
3704 fctrl &= (~IXGBE_FCTRL_MPE);
3705 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3709 ixgbe_dev_allmulticast_enable(struct rte_eth_dev *dev)
3711 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3714 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3715 fctrl |= IXGBE_FCTRL_MPE;
3716 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3720 ixgbe_dev_allmulticast_disable(struct rte_eth_dev *dev)
3722 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3725 if (dev->data->promiscuous == 1)
3726 return; /* must remain in all_multicast mode */
3728 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3729 fctrl &= (~IXGBE_FCTRL_MPE);
3730 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3734 * It clears the interrupt causes and enables the interrupt.
3735 * It will be called once only during nic initialized.
3738 * Pointer to struct rte_eth_dev.
3741 * - On success, zero.
3742 * - On failure, a negative value.
3745 ixgbe_dev_lsc_interrupt_setup(struct rte_eth_dev *dev)
3747 struct ixgbe_interrupt *intr =
3748 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3750 ixgbe_dev_link_status_print(dev);
3751 intr->mask |= IXGBE_EICR_LSC;
3757 * It clears the interrupt causes and enables the interrupt.
3758 * It will be called once only during nic initialized.
3761 * Pointer to struct rte_eth_dev.
3764 * - On success, zero.
3765 * - On failure, a negative value.
3768 ixgbe_dev_rxq_interrupt_setup(struct rte_eth_dev *dev)
3770 struct ixgbe_interrupt *intr =
3771 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3773 intr->mask |= IXGBE_EICR_RTX_QUEUE;
3779 * It clears the interrupt causes and enables the interrupt.
3780 * It will be called once only during nic initialized.
3783 * Pointer to struct rte_eth_dev.
3786 * - On success, zero.
3787 * - On failure, a negative value.
3790 ixgbe_dev_macsec_interrupt_setup(struct rte_eth_dev *dev)
3792 struct ixgbe_interrupt *intr =
3793 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3795 intr->mask |= IXGBE_EICR_LINKSEC;
3801 * It reads ICR and sets flag (IXGBE_EICR_LSC) for the link_update.
3804 * Pointer to struct rte_eth_dev.
3807 * - On success, zero.
3808 * - On failure, a negative value.
3811 ixgbe_dev_interrupt_get_status(struct rte_eth_dev *dev)
3814 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3815 struct ixgbe_interrupt *intr =
3816 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3818 /* clear all cause mask */
3819 ixgbe_disable_intr(hw);
3821 /* read-on-clear nic registers here */
3822 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
3823 PMD_DRV_LOG(DEBUG, "eicr %x", eicr);
3827 /* set flag for async link update */
3828 if (eicr & IXGBE_EICR_LSC)
3829 intr->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
3831 if (eicr & IXGBE_EICR_MAILBOX)
3832 intr->flags |= IXGBE_FLAG_MAILBOX;
3834 if (eicr & IXGBE_EICR_LINKSEC)
3835 intr->flags |= IXGBE_FLAG_MACSEC;
3837 if (hw->mac.type == ixgbe_mac_X550EM_x &&
3838 hw->phy.type == ixgbe_phy_x550em_ext_t &&
3839 (eicr & IXGBE_EICR_GPI_SDP0_X550EM_x))
3840 intr->flags |= IXGBE_FLAG_PHY_INTERRUPT;
3846 * It gets and then prints the link status.
3849 * Pointer to struct rte_eth_dev.
3852 * - On success, zero.
3853 * - On failure, a negative value.
3856 ixgbe_dev_link_status_print(struct rte_eth_dev *dev)
3858 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
3859 struct rte_eth_link link;
3861 memset(&link, 0, sizeof(link));
3862 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
3863 if (link.link_status) {
3864 PMD_INIT_LOG(INFO, "Port %d: Link Up - speed %u Mbps - %s",
3865 (int)(dev->data->port_id),
3866 (unsigned)link.link_speed,
3867 link.link_duplex == ETH_LINK_FULL_DUPLEX ?
3868 "full-duplex" : "half-duplex");
3870 PMD_INIT_LOG(INFO, " Port %d: Link Down",
3871 (int)(dev->data->port_id));
3873 PMD_INIT_LOG(DEBUG, "PCI Address: " PCI_PRI_FMT,
3874 pci_dev->addr.domain,
3876 pci_dev->addr.devid,
3877 pci_dev->addr.function);
3881 * It executes link_update after knowing an interrupt occurred.
3884 * Pointer to struct rte_eth_dev.
3887 * - On success, zero.
3888 * - On failure, a negative value.
3891 ixgbe_dev_interrupt_action(struct rte_eth_dev *dev,
3892 struct rte_intr_handle *intr_handle)
3894 struct ixgbe_interrupt *intr =
3895 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3897 struct rte_eth_link link;
3898 struct ixgbe_hw *hw =
3899 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3901 PMD_DRV_LOG(DEBUG, "intr action type %d", intr->flags);
3903 if (intr->flags & IXGBE_FLAG_MAILBOX) {
3904 ixgbe_pf_mbx_process(dev);
3905 intr->flags &= ~IXGBE_FLAG_MAILBOX;
3908 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
3909 ixgbe_handle_lasi(hw);
3910 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
3913 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
3914 /* get the link status before link update, for predicting later */
3915 memset(&link, 0, sizeof(link));
3916 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
3918 ixgbe_dev_link_update(dev, 0);
3921 if (!link.link_status)
3922 /* handle it 1 sec later, wait it being stable */
3923 timeout = IXGBE_LINK_UP_CHECK_TIMEOUT;
3924 /* likely to down */
3926 /* handle it 4 sec later, wait it being stable */
3927 timeout = IXGBE_LINK_DOWN_CHECK_TIMEOUT;
3929 ixgbe_dev_link_status_print(dev);
3930 intr->mask_original = intr->mask;
3931 /* only disable lsc interrupt */
3932 intr->mask &= ~IXGBE_EIMS_LSC;
3933 if (rte_eal_alarm_set(timeout * 1000,
3934 ixgbe_dev_interrupt_delayed_handler, (void *)dev) < 0)
3935 PMD_DRV_LOG(ERR, "Error setting alarm");
3937 intr->mask = intr->mask_original;
3940 PMD_DRV_LOG(DEBUG, "enable intr immediately");
3941 ixgbe_enable_intr(dev);
3942 rte_intr_enable(intr_handle);
3948 * Interrupt handler which shall be registered for alarm callback for delayed
3949 * handling specific interrupt to wait for the stable nic state. As the
3950 * NIC interrupt state is not stable for ixgbe after link is just down,
3951 * it needs to wait 4 seconds to get the stable status.
3954 * Pointer to interrupt handle.
3956 * The address of parameter (struct rte_eth_dev *) regsitered before.
3962 ixgbe_dev_interrupt_delayed_handler(void *param)
3964 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
3965 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
3966 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
3967 struct ixgbe_interrupt *intr =
3968 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
3969 struct ixgbe_hw *hw =
3970 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3973 ixgbe_disable_intr(hw);
3975 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
3976 if (eicr & IXGBE_EICR_MAILBOX)
3977 ixgbe_pf_mbx_process(dev);
3979 if (intr->flags & IXGBE_FLAG_PHY_INTERRUPT) {
3980 ixgbe_handle_lasi(hw);
3981 intr->flags &= ~IXGBE_FLAG_PHY_INTERRUPT;
3984 if (intr->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
3985 ixgbe_dev_link_update(dev, 0);
3986 intr->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
3987 ixgbe_dev_link_status_print(dev);
3988 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_LSC, NULL);
3991 if (intr->flags & IXGBE_FLAG_MACSEC) {
3992 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_MACSEC,
3994 intr->flags &= ~IXGBE_FLAG_MACSEC;
3997 /* restore original mask */
3998 intr->mask = intr->mask_original;
3999 intr->mask_original = 0;
4001 PMD_DRV_LOG(DEBUG, "enable intr in delayed handler S[%08x]", eicr);
4002 ixgbe_enable_intr(dev);
4003 rte_intr_enable(intr_handle);
4007 * Interrupt handler triggered by NIC for handling
4008 * specific interrupt.
4011 * Pointer to interrupt handle.
4013 * The address of parameter (struct rte_eth_dev *) regsitered before.
4019 ixgbe_dev_interrupt_handler(void *param)
4021 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
4023 ixgbe_dev_interrupt_get_status(dev);
4024 ixgbe_dev_interrupt_action(dev, dev->intr_handle);
4028 ixgbe_dev_led_on(struct rte_eth_dev *dev)
4030 struct ixgbe_hw *hw;
4032 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4033 return ixgbe_led_on(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4037 ixgbe_dev_led_off(struct rte_eth_dev *dev)
4039 struct ixgbe_hw *hw;
4041 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4042 return ixgbe_led_off(hw, 0) == IXGBE_SUCCESS ? 0 : -ENOTSUP;
4046 ixgbe_flow_ctrl_get(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4048 struct ixgbe_hw *hw;
4054 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4056 fc_conf->pause_time = hw->fc.pause_time;
4057 fc_conf->high_water = hw->fc.high_water[0];
4058 fc_conf->low_water = hw->fc.low_water[0];
4059 fc_conf->send_xon = hw->fc.send_xon;
4060 fc_conf->autoneg = !hw->fc.disable_fc_autoneg;
4063 * Return rx_pause status according to actual setting of
4066 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4067 if (mflcn_reg & (IXGBE_MFLCN_RPFCE | IXGBE_MFLCN_RFCE))
4073 * Return tx_pause status according to actual setting of
4076 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4077 if (fccfg_reg & (IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY))
4082 if (rx_pause && tx_pause)
4083 fc_conf->mode = RTE_FC_FULL;
4085 fc_conf->mode = RTE_FC_RX_PAUSE;
4087 fc_conf->mode = RTE_FC_TX_PAUSE;
4089 fc_conf->mode = RTE_FC_NONE;
4095 ixgbe_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_fc_conf *fc_conf)
4097 struct ixgbe_hw *hw;
4099 uint32_t rx_buf_size;
4100 uint32_t max_high_water;
4102 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4109 PMD_INIT_FUNC_TRACE();
4111 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4112 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(0));
4113 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4116 * At least reserve one Ethernet frame for watermark
4117 * high_water/low_water in kilo bytes for ixgbe
4119 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4120 if ((fc_conf->high_water > max_high_water) ||
4121 (fc_conf->high_water < fc_conf->low_water)) {
4122 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4123 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4127 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[fc_conf->mode];
4128 hw->fc.pause_time = fc_conf->pause_time;
4129 hw->fc.high_water[0] = fc_conf->high_water;
4130 hw->fc.low_water[0] = fc_conf->low_water;
4131 hw->fc.send_xon = fc_conf->send_xon;
4132 hw->fc.disable_fc_autoneg = !fc_conf->autoneg;
4134 err = ixgbe_fc_enable(hw);
4136 /* Not negotiated is not an error case */
4137 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED)) {
4139 /* check if we want to forward MAC frames - driver doesn't have native
4140 * capability to do that, so we'll write the registers ourselves */
4142 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4144 /* set or clear MFLCN.PMCF bit depending on configuration */
4145 if (fc_conf->mac_ctrl_frame_fwd != 0)
4146 mflcn |= IXGBE_MFLCN_PMCF;
4148 mflcn &= ~IXGBE_MFLCN_PMCF;
4150 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn);
4151 IXGBE_WRITE_FLUSH(hw);
4156 PMD_INIT_LOG(ERR, "ixgbe_fc_enable = 0x%x", err);
4161 * ixgbe_pfc_enable_generic - Enable flow control
4162 * @hw: pointer to hardware structure
4163 * @tc_num: traffic class number
4164 * Enable flow control according to the current settings.
4167 ixgbe_dcb_pfc_enable_generic(struct ixgbe_hw *hw, uint8_t tc_num)
4170 uint32_t mflcn_reg, fccfg_reg;
4172 uint32_t fcrtl, fcrth;
4176 /* Validate the water mark configuration */
4177 if (!hw->fc.pause_time) {
4178 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4182 /* Low water mark of zero causes XOFF floods */
4183 if (hw->fc.current_mode & ixgbe_fc_tx_pause) {
4184 /* High/Low water can not be 0 */
4185 if ((!hw->fc.high_water[tc_num]) || (!hw->fc.low_water[tc_num])) {
4186 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4187 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4191 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) {
4192 PMD_INIT_LOG(ERR, "Invalid water mark configuration");
4193 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
4197 /* Negotiate the fc mode to use */
4198 ixgbe_fc_autoneg(hw);
4200 /* Disable any previous flow control settings */
4201 mflcn_reg = IXGBE_READ_REG(hw, IXGBE_MFLCN);
4202 mflcn_reg &= ~(IXGBE_MFLCN_RPFCE_SHIFT | IXGBE_MFLCN_RFCE|IXGBE_MFLCN_RPFCE);
4204 fccfg_reg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
4205 fccfg_reg &= ~(IXGBE_FCCFG_TFCE_802_3X | IXGBE_FCCFG_TFCE_PRIORITY);
4207 switch (hw->fc.current_mode) {
4210 * If the count of enabled RX Priority Flow control >1,
4211 * and the TX pause can not be disabled
4214 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4215 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4216 if (reg & IXGBE_FCRTH_FCEN)
4220 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4222 case ixgbe_fc_rx_pause:
4224 * Rx Flow control is enabled and Tx Flow control is
4225 * disabled by software override. Since there really
4226 * isn't a way to advertise that we are capable of RX
4227 * Pause ONLY, we will advertise that we support both
4228 * symmetric and asymmetric Rx PAUSE. Later, we will
4229 * disable the adapter's ability to send PAUSE frames.
4231 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4233 * If the count of enabled RX Priority Flow control >1,
4234 * and the TX pause can not be disabled
4237 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
4238 reg = IXGBE_READ_REG(hw, IXGBE_FCRTH_82599(i));
4239 if (reg & IXGBE_FCRTH_FCEN)
4243 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4245 case ixgbe_fc_tx_pause:
4247 * Tx Flow control is enabled, and Rx Flow control is
4248 * disabled by software override.
4250 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4253 /* Flow control (both Rx and Tx) is enabled by SW override. */
4254 mflcn_reg |= IXGBE_MFLCN_RPFCE;
4255 fccfg_reg |= IXGBE_FCCFG_TFCE_PRIORITY;
4258 PMD_DRV_LOG(DEBUG, "Flow control param set incorrectly");
4259 ret_val = IXGBE_ERR_CONFIG;
4263 /* Set 802.3x based flow control settings. */
4264 mflcn_reg |= IXGBE_MFLCN_DPF;
4265 IXGBE_WRITE_REG(hw, IXGBE_MFLCN, mflcn_reg);
4266 IXGBE_WRITE_REG(hw, IXGBE_FCCFG, fccfg_reg);
4268 /* Set up and enable Rx high/low water mark thresholds, enable XON. */
4269 if ((hw->fc.current_mode & ixgbe_fc_tx_pause) &&
4270 hw->fc.high_water[tc_num]) {
4271 fcrtl = (hw->fc.low_water[tc_num] << 10) | IXGBE_FCRTL_XONE;
4272 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), fcrtl);
4273 fcrth = (hw->fc.high_water[tc_num] << 10) | IXGBE_FCRTH_FCEN;
4275 IXGBE_WRITE_REG(hw, IXGBE_FCRTL_82599(tc_num), 0);
4277 * In order to prevent Tx hangs when the internal Tx
4278 * switch is enabled we must set the high water mark
4279 * to the maximum FCRTH value. This allows the Tx
4280 * switch to function even under heavy Rx workloads.
4282 fcrth = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num)) - 32;
4284 IXGBE_WRITE_REG(hw, IXGBE_FCRTH_82599(tc_num), fcrth);
4286 /* Configure pause time (2 TCs per register) */
4287 reg = hw->fc.pause_time * 0x00010001;
4288 for (i = 0; i < (IXGBE_DCB_MAX_TRAFFIC_CLASS / 2); i++)
4289 IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
4291 /* Configure flow control refresh threshold value */
4292 IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2);
4299 ixgbe_dcb_pfc_enable(struct rte_eth_dev *dev, uint8_t tc_num)
4301 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4302 int32_t ret_val = IXGBE_NOT_IMPLEMENTED;
4304 if (hw->mac.type != ixgbe_mac_82598EB) {
4305 ret_val = ixgbe_dcb_pfc_enable_generic(hw, tc_num);
4311 ixgbe_priority_flow_ctrl_set(struct rte_eth_dev *dev, struct rte_eth_pfc_conf *pfc_conf)
4314 uint32_t rx_buf_size;
4315 uint32_t max_high_water;
4317 uint8_t map[IXGBE_DCB_MAX_USER_PRIORITY] = { 0 };
4318 struct ixgbe_hw *hw =
4319 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4320 struct ixgbe_dcb_config *dcb_config =
4321 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
4323 enum ixgbe_fc_mode rte_fcmode_2_ixgbe_fcmode[] = {
4330 PMD_INIT_FUNC_TRACE();
4332 ixgbe_dcb_unpack_map_cee(dcb_config, IXGBE_DCB_RX_CONFIG, map);
4333 tc_num = map[pfc_conf->priority];
4334 rx_buf_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(tc_num));
4335 PMD_INIT_LOG(DEBUG, "Rx packet buffer size = 0x%x", rx_buf_size);
4337 * At least reserve one Ethernet frame for watermark
4338 * high_water/low_water in kilo bytes for ixgbe
4340 max_high_water = (rx_buf_size - ETHER_MAX_LEN) >> IXGBE_RXPBSIZE_SHIFT;
4341 if ((pfc_conf->fc.high_water > max_high_water) ||
4342 (pfc_conf->fc.high_water <= pfc_conf->fc.low_water)) {
4343 PMD_INIT_LOG(ERR, "Invalid high/low water setup value in KB");
4344 PMD_INIT_LOG(ERR, "High_water must <= 0x%x", max_high_water);
4348 hw->fc.requested_mode = rte_fcmode_2_ixgbe_fcmode[pfc_conf->fc.mode];
4349 hw->fc.pause_time = pfc_conf->fc.pause_time;
4350 hw->fc.send_xon = pfc_conf->fc.send_xon;
4351 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water;
4352 hw->fc.high_water[tc_num] = pfc_conf->fc.high_water;
4354 err = ixgbe_dcb_pfc_enable(dev, tc_num);
4356 /* Not negotiated is not an error case */
4357 if ((err == IXGBE_SUCCESS) || (err == IXGBE_ERR_FC_NOT_NEGOTIATED))
4360 PMD_INIT_LOG(ERR, "ixgbe_dcb_pfc_enable = 0x%x", err);
4365 ixgbe_dev_rss_reta_update(struct rte_eth_dev *dev,
4366 struct rte_eth_rss_reta_entry64 *reta_conf,
4369 uint16_t i, sp_reta_size;
4372 uint16_t idx, shift;
4373 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4376 PMD_INIT_FUNC_TRACE();
4378 if (!ixgbe_rss_update_sp(hw->mac.type)) {
4379 PMD_DRV_LOG(ERR, "RSS reta update is not supported on this "
4384 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4385 if (reta_size != sp_reta_size) {
4386 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4387 "(%d) doesn't match the number hardware can supported "
4388 "(%d)", reta_size, sp_reta_size);
4392 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4393 idx = i / RTE_RETA_GROUP_SIZE;
4394 shift = i % RTE_RETA_GROUP_SIZE;
4395 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4399 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4400 if (mask == IXGBE_4_BIT_MASK)
4403 r = IXGBE_READ_REG(hw, reta_reg);
4404 for (j = 0, reta = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4405 if (mask & (0x1 << j))
4406 reta |= reta_conf[idx].reta[shift + j] <<
4409 reta |= r & (IXGBE_8_BIT_MASK <<
4412 IXGBE_WRITE_REG(hw, reta_reg, reta);
4419 ixgbe_dev_rss_reta_query(struct rte_eth_dev *dev,
4420 struct rte_eth_rss_reta_entry64 *reta_conf,
4423 uint16_t i, sp_reta_size;
4426 uint16_t idx, shift;
4427 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4430 PMD_INIT_FUNC_TRACE();
4431 sp_reta_size = ixgbe_reta_size_get(hw->mac.type);
4432 if (reta_size != sp_reta_size) {
4433 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
4434 "(%d) doesn't match the number hardware can supported "
4435 "(%d)", reta_size, sp_reta_size);
4439 for (i = 0; i < reta_size; i += IXGBE_4_BIT_WIDTH) {
4440 idx = i / RTE_RETA_GROUP_SIZE;
4441 shift = i % RTE_RETA_GROUP_SIZE;
4442 mask = (uint8_t)((reta_conf[idx].mask >> shift) &
4447 reta_reg = ixgbe_reta_reg_get(hw->mac.type, i);
4448 reta = IXGBE_READ_REG(hw, reta_reg);
4449 for (j = 0; j < IXGBE_4_BIT_WIDTH; j++) {
4450 if (mask & (0x1 << j))
4451 reta_conf[idx].reta[shift + j] =
4452 ((reta >> (CHAR_BIT * j)) &
4461 ixgbe_add_rar(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
4462 uint32_t index, uint32_t pool)
4464 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4465 uint32_t enable_addr = 1;
4467 ixgbe_set_rar(hw, index, mac_addr->addr_bytes, pool, enable_addr);
4471 ixgbe_remove_rar(struct rte_eth_dev *dev, uint32_t index)
4473 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4475 ixgbe_clear_rar(hw, index);
4479 ixgbe_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
4481 ixgbe_remove_rar(dev, 0);
4483 ixgbe_add_rar(dev, addr, 0, 0);
4487 is_device_supported(struct rte_eth_dev *dev, struct rte_pci_driver *drv)
4489 if (strcmp(dev->data->drv_name, drv->driver.name))
4496 is_ixgbe_supported(struct rte_eth_dev *dev)
4498 return is_device_supported(dev, &rte_ixgbe_pmd);
4502 ixgbe_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu)
4506 struct ixgbe_hw *hw;
4507 struct rte_eth_dev_info dev_info;
4508 uint32_t frame_size = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
4510 ixgbe_dev_info_get(dev, &dev_info);
4512 /* check that mtu is within the allowed range */
4513 if ((mtu < ETHER_MIN_MTU) || (frame_size > dev_info.max_rx_pktlen))
4516 /* refuse mtu that requires the support of scattered packets when this
4517 * feature has not been enabled before.
4519 if (!dev->data->scattered_rx &&
4520 (frame_size + 2 * IXGBE_VLAN_TAG_SIZE >
4521 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM))
4524 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4525 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
4527 /* switch to jumbo mode if needed */
4528 if (frame_size > ETHER_MAX_LEN) {
4529 dev->data->dev_conf.rxmode.jumbo_frame = 1;
4530 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
4532 dev->data->dev_conf.rxmode.jumbo_frame = 0;
4533 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
4535 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
4537 /* update max frame size */
4538 dev->data->dev_conf.rxmode.max_rx_pkt_len = frame_size;
4540 maxfrs = IXGBE_READ_REG(hw, IXGBE_MAXFRS);
4541 maxfrs &= 0x0000FFFF;
4542 maxfrs |= (dev->data->dev_conf.rxmode.max_rx_pkt_len << 16);
4543 IXGBE_WRITE_REG(hw, IXGBE_MAXFRS, maxfrs);
4549 * Virtual Function operations
4552 ixgbevf_intr_disable(struct ixgbe_hw *hw)
4554 PMD_INIT_FUNC_TRACE();
4556 /* Clear interrupt mask to stop from interrupts being generated */
4557 IXGBE_WRITE_REG(hw, IXGBE_VTEIMC, IXGBE_VF_IRQ_CLEAR_MASK);
4559 IXGBE_WRITE_FLUSH(hw);
4563 ixgbevf_intr_enable(struct ixgbe_hw *hw)
4565 PMD_INIT_FUNC_TRACE();
4567 /* VF enable interrupt autoclean */
4568 IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, IXGBE_VF_IRQ_ENABLE_MASK);
4569 IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, IXGBE_VF_IRQ_ENABLE_MASK);
4570 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, IXGBE_VF_IRQ_ENABLE_MASK);
4572 IXGBE_WRITE_FLUSH(hw);
4576 ixgbevf_dev_configure(struct rte_eth_dev *dev)
4578 struct rte_eth_conf *conf = &dev->data->dev_conf;
4579 struct ixgbe_adapter *adapter =
4580 (struct ixgbe_adapter *)dev->data->dev_private;
4582 PMD_INIT_LOG(DEBUG, "Configured Virtual Function port id: %d",
4583 dev->data->port_id);
4586 * VF has no ability to enable/disable HW CRC
4587 * Keep the persistent behavior the same as Host PF
4589 #ifndef RTE_LIBRTE_IXGBE_PF_DISABLE_STRIP_CRC
4590 if (!conf->rxmode.hw_strip_crc) {
4591 PMD_INIT_LOG(NOTICE, "VF can't disable HW CRC Strip");
4592 conf->rxmode.hw_strip_crc = 1;
4595 if (conf->rxmode.hw_strip_crc) {
4596 PMD_INIT_LOG(NOTICE, "VF can't enable HW CRC Strip");
4597 conf->rxmode.hw_strip_crc = 0;
4602 * Initialize to TRUE. If any of Rx queues doesn't meet the bulk
4603 * allocation or vector Rx preconditions we will reset it.
4605 adapter->rx_bulk_alloc_allowed = true;
4606 adapter->rx_vec_allowed = true;
4612 ixgbevf_dev_start(struct rte_eth_dev *dev)
4614 struct ixgbe_hw *hw =
4615 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4616 uint32_t intr_vector = 0;
4617 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
4618 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
4622 PMD_INIT_FUNC_TRACE();
4624 hw->mac.ops.reset_hw(hw);
4625 hw->mac.get_link_status = true;
4627 /* negotiate mailbox API version to use with the PF. */
4628 ixgbevf_negotiate_api(hw);
4630 ixgbevf_dev_tx_init(dev);
4632 /* This can fail when allocating mbufs for descriptor rings */
4633 err = ixgbevf_dev_rx_init(dev);
4635 PMD_INIT_LOG(ERR, "Unable to initialize RX hardware (%d)", err);
4636 ixgbe_dev_clear_queues(dev);
4641 ixgbevf_set_vfta_all(dev, 1);
4644 mask = ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK |
4645 ETH_VLAN_EXTEND_MASK;
4646 ixgbevf_vlan_offload_set(dev, mask);
4648 ixgbevf_dev_rxtx_start(dev);
4650 /* check and configure queue intr-vector mapping */
4651 if (dev->data->dev_conf.intr_conf.rxq != 0) {
4652 intr_vector = dev->data->nb_rx_queues;
4653 if (rte_intr_efd_enable(intr_handle, intr_vector))
4657 if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
4658 intr_handle->intr_vec =
4659 rte_zmalloc("intr_vec",
4660 dev->data->nb_rx_queues * sizeof(int), 0);
4661 if (intr_handle->intr_vec == NULL) {
4662 PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
4663 " intr_vec", dev->data->nb_rx_queues);
4667 ixgbevf_configure_msix(dev);
4669 rte_intr_enable(intr_handle);
4671 /* Re-enable interrupt for VF */
4672 ixgbevf_intr_enable(hw);
4678 ixgbevf_dev_stop(struct rte_eth_dev *dev)
4680 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4681 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
4682 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
4684 PMD_INIT_FUNC_TRACE();
4686 ixgbevf_intr_disable(hw);
4688 hw->adapter_stopped = 1;
4689 ixgbe_stop_adapter(hw);
4692 * Clear what we set, but we still keep shadow_vfta to
4693 * restore after device starts
4695 ixgbevf_set_vfta_all(dev, 0);
4697 /* Clear stored conf */
4698 dev->data->scattered_rx = 0;
4700 ixgbe_dev_clear_queues(dev);
4702 /* Clean datapath event and queue/vec mapping */
4703 rte_intr_efd_disable(intr_handle);
4704 if (intr_handle->intr_vec != NULL) {
4705 rte_free(intr_handle->intr_vec);
4706 intr_handle->intr_vec = NULL;
4711 ixgbevf_dev_close(struct rte_eth_dev *dev)
4713 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4715 PMD_INIT_FUNC_TRACE();
4719 ixgbevf_dev_stop(dev);
4721 ixgbe_dev_free_queues(dev);
4724 * Remove the VF MAC address ro ensure
4725 * that the VF traffic goes to the PF
4726 * after stop, close and detach of the VF
4728 ixgbevf_remove_mac_addr(dev, 0);
4731 static void ixgbevf_set_vfta_all(struct rte_eth_dev *dev, bool on)
4733 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4734 struct ixgbe_vfta *shadow_vfta =
4735 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
4736 int i = 0, j = 0, vfta = 0, mask = 1;
4738 for (i = 0; i < IXGBE_VFTA_SIZE; i++) {
4739 vfta = shadow_vfta->vfta[i];
4742 for (j = 0; j < 32; j++) {
4744 ixgbe_set_vfta(hw, (i<<5)+j, 0,
4754 ixgbevf_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
4756 struct ixgbe_hw *hw =
4757 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4758 struct ixgbe_vfta *shadow_vfta =
4759 IXGBE_DEV_PRIVATE_TO_VFTA(dev->data->dev_private);
4760 uint32_t vid_idx = 0;
4761 uint32_t vid_bit = 0;
4764 PMD_INIT_FUNC_TRACE();
4766 /* vind is not used in VF driver, set to 0, check ixgbe_set_vfta_vf */
4767 ret = ixgbe_set_vfta(hw, vlan_id, 0, !!on, false);
4769 PMD_INIT_LOG(ERR, "Unable to set VF vlan");
4772 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
4773 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
4775 /* Save what we set and retore it after device reset */
4777 shadow_vfta->vfta[vid_idx] |= vid_bit;
4779 shadow_vfta->vfta[vid_idx] &= ~vid_bit;
4785 ixgbevf_vlan_strip_queue_set(struct rte_eth_dev *dev, uint16_t queue, int on)
4787 struct ixgbe_hw *hw =
4788 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4791 PMD_INIT_FUNC_TRACE();
4793 if (queue >= hw->mac.max_rx_queues)
4796 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(queue));
4798 ctrl |= IXGBE_RXDCTL_VME;
4800 ctrl &= ~IXGBE_RXDCTL_VME;
4801 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(queue), ctrl);
4803 ixgbe_vlan_hw_strip_bitmap_set(dev, queue, on);
4807 ixgbevf_vlan_offload_set(struct rte_eth_dev *dev, int mask)
4809 struct ixgbe_hw *hw =
4810 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4814 /* VF function only support hw strip feature, others are not support */
4815 if (mask & ETH_VLAN_STRIP_MASK) {
4816 on = !!(dev->data->dev_conf.rxmode.hw_vlan_strip);
4818 for (i = 0; i < hw->mac.max_rx_queues; i++)
4819 ixgbevf_vlan_strip_queue_set(dev, i, on);
4824 ixgbe_vt_check(struct ixgbe_hw *hw)
4828 /* if Virtualization Technology is enabled */
4829 reg_val = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
4830 if (!(reg_val & IXGBE_VT_CTL_VT_ENABLE)) {
4831 PMD_INIT_LOG(ERR, "VT must be enabled for this setting");
4839 ixgbe_uta_vector(struct ixgbe_hw *hw, struct ether_addr *uc_addr)
4841 uint32_t vector = 0;
4843 switch (hw->mac.mc_filter_type) {
4844 case 0: /* use bits [47:36] of the address */
4845 vector = ((uc_addr->addr_bytes[4] >> 4) |
4846 (((uint16_t)uc_addr->addr_bytes[5]) << 4));
4848 case 1: /* use bits [46:35] of the address */
4849 vector = ((uc_addr->addr_bytes[4] >> 3) |
4850 (((uint16_t)uc_addr->addr_bytes[5]) << 5));
4852 case 2: /* use bits [45:34] of the address */
4853 vector = ((uc_addr->addr_bytes[4] >> 2) |
4854 (((uint16_t)uc_addr->addr_bytes[5]) << 6));
4856 case 3: /* use bits [43:32] of the address */
4857 vector = ((uc_addr->addr_bytes[4]) |
4858 (((uint16_t)uc_addr->addr_bytes[5]) << 8));
4860 default: /* Invalid mc_filter_type */
4864 /* vector can only be 12-bits or boundary will be exceeded */
4870 ixgbe_uc_hash_table_set(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
4878 const uint32_t ixgbe_uta_idx_mask = 0x7F;
4879 const uint32_t ixgbe_uta_bit_shift = 5;
4880 const uint32_t ixgbe_uta_bit_mask = (0x1 << ixgbe_uta_bit_shift) - 1;
4881 const uint32_t bit1 = 0x1;
4883 struct ixgbe_hw *hw =
4884 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4885 struct ixgbe_uta_info *uta_info =
4886 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
4888 /* The UTA table only exists on 82599 hardware and newer */
4889 if (hw->mac.type < ixgbe_mac_82599EB)
4892 vector = ixgbe_uta_vector(hw, mac_addr);
4893 uta_idx = (vector >> ixgbe_uta_bit_shift) & ixgbe_uta_idx_mask;
4894 uta_shift = vector & ixgbe_uta_bit_mask;
4896 rc = ((uta_info->uta_shadow[uta_idx] >> uta_shift & bit1) != 0);
4900 reg_val = IXGBE_READ_REG(hw, IXGBE_UTA(uta_idx));
4902 uta_info->uta_in_use++;
4903 reg_val |= (bit1 << uta_shift);
4904 uta_info->uta_shadow[uta_idx] |= (bit1 << uta_shift);
4906 uta_info->uta_in_use--;
4907 reg_val &= ~(bit1 << uta_shift);
4908 uta_info->uta_shadow[uta_idx] &= ~(bit1 << uta_shift);
4911 IXGBE_WRITE_REG(hw, IXGBE_UTA(uta_idx), reg_val);
4913 if (uta_info->uta_in_use > 0)
4914 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL,
4915 IXGBE_MCSTCTRL_MFE | hw->mac.mc_filter_type);
4917 IXGBE_WRITE_REG(hw, IXGBE_MCSTCTRL, hw->mac.mc_filter_type);
4923 ixgbe_uc_all_hash_table_set(struct rte_eth_dev *dev, uint8_t on)
4926 struct ixgbe_hw *hw =
4927 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4928 struct ixgbe_uta_info *uta_info =
4929 IXGBE_DEV_PRIVATE_TO_UTA(dev->data->dev_private);
4931 /* The UTA table only exists on 82599 hardware and newer */
4932 if (hw->mac.type < ixgbe_mac_82599EB)
4936 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
4937 uta_info->uta_shadow[i] = ~0;
4938 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0);
4941 for (i = 0; i < ETH_VMDQ_NUM_UC_HASH_ARRAY; i++) {
4942 uta_info->uta_shadow[i] = 0;
4943 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), 0);
4951 ixgbe_convert_vm_rx_mask_to_val(uint16_t rx_mask, uint32_t orig_val)
4953 uint32_t new_val = orig_val;
4955 if (rx_mask & ETH_VMDQ_ACCEPT_UNTAG)
4956 new_val |= IXGBE_VMOLR_AUPE;
4957 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_MC)
4958 new_val |= IXGBE_VMOLR_ROMPE;
4959 if (rx_mask & ETH_VMDQ_ACCEPT_HASH_UC)
4960 new_val |= IXGBE_VMOLR_ROPE;
4961 if (rx_mask & ETH_VMDQ_ACCEPT_BROADCAST)
4962 new_val |= IXGBE_VMOLR_BAM;
4963 if (rx_mask & ETH_VMDQ_ACCEPT_MULTICAST)
4964 new_val |= IXGBE_VMOLR_MPE;
4969 #define IXGBE_MRCTL_VPME 0x01 /* Virtual Pool Mirroring. */
4970 #define IXGBE_MRCTL_UPME 0x02 /* Uplink Port Mirroring. */
4971 #define IXGBE_MRCTL_DPME 0x04 /* Downlink Port Mirroring. */
4972 #define IXGBE_MRCTL_VLME 0x08 /* VLAN Mirroring. */
4973 #define IXGBE_INVALID_MIRROR_TYPE(mirror_type) \
4974 ((mirror_type) & ~(uint8_t)(ETH_MIRROR_VIRTUAL_POOL_UP | \
4975 ETH_MIRROR_UPLINK_PORT | ETH_MIRROR_DOWNLINK_PORT | ETH_MIRROR_VLAN))
4978 ixgbe_mirror_rule_set(struct rte_eth_dev *dev,
4979 struct rte_eth_mirror_conf *mirror_conf,
4980 uint8_t rule_id, uint8_t on)
4982 uint32_t mr_ctl, vlvf;
4983 uint32_t mp_lsb = 0;
4984 uint32_t mv_msb = 0;
4985 uint32_t mv_lsb = 0;
4986 uint32_t mp_msb = 0;
4989 uint64_t vlan_mask = 0;
4991 const uint8_t pool_mask_offset = 32;
4992 const uint8_t vlan_mask_offset = 32;
4993 const uint8_t dst_pool_offset = 8;
4994 const uint8_t rule_mr_offset = 4;
4995 const uint8_t mirror_rule_mask = 0x0F;
4997 struct ixgbe_mirror_info *mr_info =
4998 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
4999 struct ixgbe_hw *hw =
5000 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5001 uint8_t mirror_type = 0;
5003 if (ixgbe_vt_check(hw) < 0)
5006 if (rule_id >= IXGBE_MAX_MIRROR_RULES)
5009 if (IXGBE_INVALID_MIRROR_TYPE(mirror_conf->rule_type)) {
5010 PMD_DRV_LOG(ERR, "unsupported mirror type 0x%x.",
5011 mirror_conf->rule_type);
5015 if (mirror_conf->rule_type & ETH_MIRROR_VLAN) {
5016 mirror_type |= IXGBE_MRCTL_VLME;
5017 /* Check if vlan id is valid and find conresponding VLAN ID
5020 for (i = 0; i < IXGBE_VLVF_ENTRIES; i++) {
5021 if (mirror_conf->vlan.vlan_mask & (1ULL << i)) {
5022 /* search vlan id related pool vlan filter
5025 reg_index = ixgbe_find_vlvf_slot(
5027 mirror_conf->vlan.vlan_id[i],
5031 vlvf = IXGBE_READ_REG(hw,
5032 IXGBE_VLVF(reg_index));
5033 if ((vlvf & IXGBE_VLVF_VIEN) &&
5034 ((vlvf & IXGBE_VLVF_VLANID_MASK) ==
5035 mirror_conf->vlan.vlan_id[i]))
5036 vlan_mask |= (1ULL << reg_index);
5043 mv_lsb = vlan_mask & 0xFFFFFFFF;
5044 mv_msb = vlan_mask >> vlan_mask_offset;
5046 mr_info->mr_conf[rule_id].vlan.vlan_mask =
5047 mirror_conf->vlan.vlan_mask;
5048 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++) {
5049 if (mirror_conf->vlan.vlan_mask & (1ULL << i))
5050 mr_info->mr_conf[rule_id].vlan.vlan_id[i] =
5051 mirror_conf->vlan.vlan_id[i];
5056 mr_info->mr_conf[rule_id].vlan.vlan_mask = 0;
5057 for (i = 0; i < ETH_VMDQ_MAX_VLAN_FILTERS; i++)
5058 mr_info->mr_conf[rule_id].vlan.vlan_id[i] = 0;
5063 * if enable pool mirror, write related pool mask register,if disable
5064 * pool mirror, clear PFMRVM register
5066 if (mirror_conf->rule_type & ETH_MIRROR_VIRTUAL_POOL_UP) {
5067 mirror_type |= IXGBE_MRCTL_VPME;
5069 mp_lsb = mirror_conf->pool_mask & 0xFFFFFFFF;
5070 mp_msb = mirror_conf->pool_mask >> pool_mask_offset;
5071 mr_info->mr_conf[rule_id].pool_mask =
5072 mirror_conf->pool_mask;
5077 mr_info->mr_conf[rule_id].pool_mask = 0;
5080 if (mirror_conf->rule_type & ETH_MIRROR_UPLINK_PORT)
5081 mirror_type |= IXGBE_MRCTL_UPME;
5082 if (mirror_conf->rule_type & ETH_MIRROR_DOWNLINK_PORT)
5083 mirror_type |= IXGBE_MRCTL_DPME;
5085 /* read mirror control register and recalculate it */
5086 mr_ctl = IXGBE_READ_REG(hw, IXGBE_MRCTL(rule_id));
5089 mr_ctl |= mirror_type;
5090 mr_ctl &= mirror_rule_mask;
5091 mr_ctl |= mirror_conf->dst_pool << dst_pool_offset;
5093 mr_ctl &= ~(mirror_conf->rule_type & mirror_rule_mask);
5096 mr_info->mr_conf[rule_id].rule_type = mirror_conf->rule_type;
5097 mr_info->mr_conf[rule_id].dst_pool = mirror_conf->dst_pool;
5099 /* write mirrror control register */
5100 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5102 /* write pool mirrror control register */
5103 if (mirror_conf->rule_type == ETH_MIRROR_VIRTUAL_POOL_UP) {
5104 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), mp_lsb);
5105 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset),
5108 /* write VLAN mirrror control register */
5109 if (mirror_conf->rule_type == ETH_MIRROR_VLAN) {
5110 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), mv_lsb);
5111 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset),
5119 ixgbe_mirror_rule_reset(struct rte_eth_dev *dev, uint8_t rule_id)
5122 uint32_t lsb_val = 0;
5123 uint32_t msb_val = 0;
5124 const uint8_t rule_mr_offset = 4;
5126 struct ixgbe_hw *hw =
5127 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5128 struct ixgbe_mirror_info *mr_info =
5129 (IXGBE_DEV_PRIVATE_TO_PFDATA(dev->data->dev_private));
5131 if (ixgbe_vt_check(hw) < 0)
5134 memset(&mr_info->mr_conf[rule_id], 0,
5135 sizeof(struct rte_eth_mirror_conf));
5137 /* clear PFVMCTL register */
5138 IXGBE_WRITE_REG(hw, IXGBE_MRCTL(rule_id), mr_ctl);
5140 /* clear pool mask register */
5141 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id), lsb_val);
5142 IXGBE_WRITE_REG(hw, IXGBE_VMRVM(rule_id + rule_mr_offset), msb_val);
5144 /* clear vlan mask register */
5145 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id), lsb_val);
5146 IXGBE_WRITE_REG(hw, IXGBE_VMRVLAN(rule_id + rule_mr_offset), msb_val);
5152 ixgbevf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5154 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
5155 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5157 struct ixgbe_hw *hw =
5158 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5160 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5161 mask |= (1 << IXGBE_MISC_VEC_ID);
5162 RTE_SET_USED(queue_id);
5163 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5165 rte_intr_enable(intr_handle);
5171 ixgbevf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5174 struct ixgbe_hw *hw =
5175 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5177 mask = IXGBE_READ_REG(hw, IXGBE_VTEIMS);
5178 mask &= ~(1 << IXGBE_MISC_VEC_ID);
5179 RTE_SET_USED(queue_id);
5180 IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, mask);
5186 ixgbe_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
5188 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
5189 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5191 struct ixgbe_hw *hw =
5192 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5193 struct ixgbe_interrupt *intr =
5194 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5196 if (queue_id < 16) {
5197 ixgbe_disable_intr(hw);
5198 intr->mask |= (1 << queue_id);
5199 ixgbe_enable_intr(dev);
5200 } else if (queue_id < 32) {
5201 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5202 mask &= (1 << queue_id);
5203 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5204 } else if (queue_id < 64) {
5205 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5206 mask &= (1 << (queue_id - 32));
5207 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5209 rte_intr_enable(intr_handle);
5215 ixgbe_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
5218 struct ixgbe_hw *hw =
5219 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5220 struct ixgbe_interrupt *intr =
5221 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
5223 if (queue_id < 16) {
5224 ixgbe_disable_intr(hw);
5225 intr->mask &= ~(1 << queue_id);
5226 ixgbe_enable_intr(dev);
5227 } else if (queue_id < 32) {
5228 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(0));
5229 mask &= ~(1 << queue_id);
5230 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
5231 } else if (queue_id < 64) {
5232 mask = IXGBE_READ_REG(hw, IXGBE_EIMS_EX(1));
5233 mask &= ~(1 << (queue_id - 32));
5234 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
5241 ixgbevf_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5242 uint8_t queue, uint8_t msix_vector)
5246 if (direction == -1) {
5248 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5249 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR_MISC);
5252 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR_MISC, tmp);
5254 /* rx or tx cause */
5255 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5256 idx = ((16 * (queue & 1)) + (8 * direction));
5257 tmp = IXGBE_READ_REG(hw, IXGBE_VTIVAR(queue >> 1));
5258 tmp &= ~(0xFF << idx);
5259 tmp |= (msix_vector << idx);
5260 IXGBE_WRITE_REG(hw, IXGBE_VTIVAR(queue >> 1), tmp);
5265 * set the IVAR registers, mapping interrupt causes to vectors
5267 * pointer to ixgbe_hw struct
5269 * 0 for Rx, 1 for Tx, -1 for other causes
5271 * queue to map the corresponding interrupt to
5273 * the vector to map to the corresponding queue
5276 ixgbe_set_ivar_map(struct ixgbe_hw *hw, int8_t direction,
5277 uint8_t queue, uint8_t msix_vector)
5281 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
5282 if (hw->mac.type == ixgbe_mac_82598EB) {
5283 if (direction == -1)
5285 idx = (((direction * 64) + queue) >> 2) & 0x1F;
5286 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(idx));
5287 tmp &= ~(0xFF << (8 * (queue & 0x3)));
5288 tmp |= (msix_vector << (8 * (queue & 0x3)));
5289 IXGBE_WRITE_REG(hw, IXGBE_IVAR(idx), tmp);
5290 } else if ((hw->mac.type == ixgbe_mac_82599EB) ||
5291 (hw->mac.type == ixgbe_mac_X540)) {
5292 if (direction == -1) {
5294 idx = ((queue & 1) * 8);
5295 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR_MISC);
5296 tmp &= ~(0xFF << idx);
5297 tmp |= (msix_vector << idx);
5298 IXGBE_WRITE_REG(hw, IXGBE_IVAR_MISC, tmp);
5300 /* rx or tx causes */
5301 idx = ((16 * (queue & 1)) + (8 * direction));
5302 tmp = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
5303 tmp &= ~(0xFF << idx);
5304 tmp |= (msix_vector << idx);
5305 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), tmp);
5311 ixgbevf_configure_msix(struct rte_eth_dev *dev)
5313 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
5314 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5315 struct ixgbe_hw *hw =
5316 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5318 uint32_t vector_idx = IXGBE_MISC_VEC_ID;
5320 /* Configure VF other cause ivar */
5321 ixgbevf_set_ivar_map(hw, -1, 1, vector_idx);
5323 /* won't configure msix register if no mapping is done
5324 * between intr vector and event fd.
5326 if (!rte_intr_dp_is_en(intr_handle))
5329 /* Configure all RX queues of VF */
5330 for (q_idx = 0; q_idx < dev->data->nb_rx_queues; q_idx++) {
5331 /* Force all queue use vector 0,
5332 * as IXGBE_VF_MAXMSIVECOTR = 1
5334 ixgbevf_set_ivar_map(hw, 0, q_idx, vector_idx);
5335 intr_handle->intr_vec[q_idx] = vector_idx;
5340 * Sets up the hardware to properly generate MSI-X interrupts
5342 * board private structure
5345 ixgbe_configure_msix(struct rte_eth_dev *dev)
5347 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
5348 struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
5349 struct ixgbe_hw *hw =
5350 IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5351 uint32_t queue_id, base = IXGBE_MISC_VEC_ID;
5352 uint32_t vec = IXGBE_MISC_VEC_ID;
5356 /* won't configure msix register if no mapping is done
5357 * between intr vector and event fd
5359 if (!rte_intr_dp_is_en(intr_handle))
5362 if (rte_intr_allow_others(intr_handle))
5363 vec = base = IXGBE_RX_VEC_START;
5365 /* setup GPIE for MSI-x mode */
5366 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
5367 gpie |= IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
5368 IXGBE_GPIE_OCD | IXGBE_GPIE_EIAME;
5369 /* auto clearing and auto setting corresponding bits in EIMS
5370 * when MSI-X interrupt is triggered
5372 if (hw->mac.type == ixgbe_mac_82598EB) {
5373 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
5375 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
5376 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
5378 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
5380 /* Populate the IVAR table and set the ITR values to the
5381 * corresponding register.
5383 for (queue_id = 0; queue_id < dev->data->nb_rx_queues;
5385 /* by default, 1:1 mapping */
5386 ixgbe_set_ivar_map(hw, 0, queue_id, vec);
5387 intr_handle->intr_vec[queue_id] = vec;
5388 if (vec < base + intr_handle->nb_efd - 1)
5392 switch (hw->mac.type) {
5393 case ixgbe_mac_82598EB:
5394 ixgbe_set_ivar_map(hw, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
5397 case ixgbe_mac_82599EB:
5398 case ixgbe_mac_X540:
5399 ixgbe_set_ivar_map(hw, -1, 1, IXGBE_MISC_VEC_ID);
5404 IXGBE_WRITE_REG(hw, IXGBE_EITR(IXGBE_MISC_VEC_ID),
5405 IXGBE_MIN_INTER_INTERRUPT_INTERVAL_DEFAULT & 0xFFF);
5407 /* set up to autoclear timer, and the vectors */
5408 mask = IXGBE_EIMS_ENABLE_MASK;
5409 mask &= ~(IXGBE_EIMS_OTHER |
5410 IXGBE_EIMS_MAILBOX |
5413 IXGBE_WRITE_REG(hw, IXGBE_EIAC, mask);
5416 static int ixgbe_set_queue_rate_limit(struct rte_eth_dev *dev,
5417 uint16_t queue_idx, uint16_t tx_rate)
5419 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5420 uint32_t rf_dec, rf_int;
5422 uint16_t link_speed = dev->data->dev_link.link_speed;
5424 if (queue_idx >= hw->mac.max_tx_queues)
5428 /* Calculate the rate factor values to set */
5429 rf_int = (uint32_t)link_speed / (uint32_t)tx_rate;
5430 rf_dec = (uint32_t)link_speed % (uint32_t)tx_rate;
5431 rf_dec = (rf_dec << IXGBE_RTTBCNRC_RF_INT_SHIFT) / tx_rate;
5433 bcnrc_val = IXGBE_RTTBCNRC_RS_ENA;
5434 bcnrc_val |= ((rf_int << IXGBE_RTTBCNRC_RF_INT_SHIFT) &
5435 IXGBE_RTTBCNRC_RF_INT_MASK_M);
5436 bcnrc_val |= (rf_dec & IXGBE_RTTBCNRC_RF_DEC_MASK);
5442 * Set global transmit compensation time to the MMW_SIZE in RTTBCNRM
5443 * register. MMW_SIZE=0x014 if 9728-byte jumbo is supported, otherwise
5446 if ((dev->data->dev_conf.rxmode.jumbo_frame == 1) &&
5447 (dev->data->dev_conf.rxmode.max_rx_pkt_len >=
5448 IXGBE_MAX_JUMBO_FRAME_SIZE))
5449 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5450 IXGBE_MMW_SIZE_JUMBO_FRAME);
5452 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRM,
5453 IXGBE_MMW_SIZE_DEFAULT);
5455 /* Set RTTBCNRC of queue X */
5456 IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, queue_idx);
5457 IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRC, bcnrc_val);
5458 IXGBE_WRITE_FLUSH(hw);
5464 ixgbevf_add_mac_addr(struct rte_eth_dev *dev, struct ether_addr *mac_addr,
5465 __attribute__((unused)) uint32_t index,
5466 __attribute__((unused)) uint32_t pool)
5468 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5472 * On a 82599 VF, adding again the same MAC addr is not an idempotent
5473 * operation. Trap this case to avoid exhausting the [very limited]
5474 * set of PF resources used to store VF MAC addresses.
5476 if (memcmp(hw->mac.perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5478 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5481 PMD_DRV_LOG(ERR, "Unable to add MAC address - diag=%d", diag);
5485 ixgbevf_remove_mac_addr(struct rte_eth_dev *dev, uint32_t index)
5487 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5488 struct ether_addr *perm_addr = (struct ether_addr *) hw->mac.perm_addr;
5489 struct ether_addr *mac_addr;
5494 * The IXGBE_VF_SET_MACVLAN command of the ixgbe-pf driver does
5495 * not support the deletion of a given MAC address.
5496 * Instead, it imposes to delete all MAC addresses, then to add again
5497 * all MAC addresses with the exception of the one to be deleted.
5499 (void) ixgbevf_set_uc_addr_vf(hw, 0, NULL);
5502 * Add again all MAC addresses, with the exception of the deleted one
5503 * and of the permanent MAC address.
5505 for (i = 0, mac_addr = dev->data->mac_addrs;
5506 i < hw->mac.num_rar_entries; i++, mac_addr++) {
5507 /* Skip the deleted MAC address */
5510 /* Skip NULL MAC addresses */
5511 if (is_zero_ether_addr(mac_addr))
5513 /* Skip the permanent MAC address */
5514 if (memcmp(perm_addr, mac_addr, sizeof(struct ether_addr)) == 0)
5516 diag = ixgbevf_set_uc_addr_vf(hw, 2, mac_addr->addr_bytes);
5519 "Adding again MAC address "
5520 "%02x:%02x:%02x:%02x:%02x:%02x failed "
5522 mac_addr->addr_bytes[0],
5523 mac_addr->addr_bytes[1],
5524 mac_addr->addr_bytes[2],
5525 mac_addr->addr_bytes[3],
5526 mac_addr->addr_bytes[4],
5527 mac_addr->addr_bytes[5],
5533 ixgbevf_set_default_mac_addr(struct rte_eth_dev *dev, struct ether_addr *addr)
5535 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5537 hw->mac.ops.set_rar(hw, 0, (void *)addr, 0, 0);
5541 ixgbe_syn_filter_set(struct rte_eth_dev *dev,
5542 struct rte_eth_syn_filter *filter,
5545 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5546 struct ixgbe_filter_info *filter_info =
5547 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5551 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
5554 syn_info = filter_info->syn_info;
5557 if (syn_info & IXGBE_SYN_FILTER_ENABLE)
5559 synqf = (uint32_t)(((filter->queue << IXGBE_SYN_FILTER_QUEUE_SHIFT) &
5560 IXGBE_SYN_FILTER_QUEUE) | IXGBE_SYN_FILTER_ENABLE);
5562 if (filter->hig_pri)
5563 synqf |= IXGBE_SYN_FILTER_SYNQFP;
5565 synqf &= ~IXGBE_SYN_FILTER_SYNQFP;
5567 synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
5568 if (!(syn_info & IXGBE_SYN_FILTER_ENABLE))
5570 synqf &= ~(IXGBE_SYN_FILTER_QUEUE | IXGBE_SYN_FILTER_ENABLE);
5573 filter_info->syn_info = synqf;
5574 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
5575 IXGBE_WRITE_FLUSH(hw);
5580 ixgbe_syn_filter_get(struct rte_eth_dev *dev,
5581 struct rte_eth_syn_filter *filter)
5583 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5584 uint32_t synqf = IXGBE_READ_REG(hw, IXGBE_SYNQF);
5586 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
5587 filter->hig_pri = (synqf & IXGBE_SYN_FILTER_SYNQFP) ? 1 : 0;
5588 filter->queue = (uint16_t)((synqf & IXGBE_SYN_FILTER_QUEUE) >> 1);
5595 ixgbe_syn_filter_handle(struct rte_eth_dev *dev,
5596 enum rte_filter_op filter_op,
5599 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5602 MAC_TYPE_FILTER_SUP(hw->mac.type);
5604 if (filter_op == RTE_ETH_FILTER_NOP)
5608 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u",
5613 switch (filter_op) {
5614 case RTE_ETH_FILTER_ADD:
5615 ret = ixgbe_syn_filter_set(dev,
5616 (struct rte_eth_syn_filter *)arg,
5619 case RTE_ETH_FILTER_DELETE:
5620 ret = ixgbe_syn_filter_set(dev,
5621 (struct rte_eth_syn_filter *)arg,
5624 case RTE_ETH_FILTER_GET:
5625 ret = ixgbe_syn_filter_get(dev,
5626 (struct rte_eth_syn_filter *)arg);
5629 PMD_DRV_LOG(ERR, "unsupported operation %u", filter_op);
5638 static inline enum ixgbe_5tuple_protocol
5639 convert_protocol_type(uint8_t protocol_value)
5641 if (protocol_value == IPPROTO_TCP)
5642 return IXGBE_FILTER_PROTOCOL_TCP;
5643 else if (protocol_value == IPPROTO_UDP)
5644 return IXGBE_FILTER_PROTOCOL_UDP;
5645 else if (protocol_value == IPPROTO_SCTP)
5646 return IXGBE_FILTER_PROTOCOL_SCTP;
5648 return IXGBE_FILTER_PROTOCOL_NONE;
5651 /* inject a 5-tuple filter to HW */
5653 ixgbe_inject_5tuple_filter(struct rte_eth_dev *dev,
5654 struct ixgbe_5tuple_filter *filter)
5656 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5658 uint32_t ftqf, sdpqf;
5659 uint32_t l34timir = 0;
5660 uint8_t mask = 0xff;
5664 sdpqf = (uint32_t)(filter->filter_info.dst_port <<
5665 IXGBE_SDPQF_DSTPORT_SHIFT);
5666 sdpqf = sdpqf | (filter->filter_info.src_port & IXGBE_SDPQF_SRCPORT);
5668 ftqf = (uint32_t)(filter->filter_info.proto &
5669 IXGBE_FTQF_PROTOCOL_MASK);
5670 ftqf |= (uint32_t)((filter->filter_info.priority &
5671 IXGBE_FTQF_PRIORITY_MASK) << IXGBE_FTQF_PRIORITY_SHIFT);
5672 if (filter->filter_info.src_ip_mask == 0) /* 0 means compare. */
5673 mask &= IXGBE_FTQF_SOURCE_ADDR_MASK;
5674 if (filter->filter_info.dst_ip_mask == 0)
5675 mask &= IXGBE_FTQF_DEST_ADDR_MASK;
5676 if (filter->filter_info.src_port_mask == 0)
5677 mask &= IXGBE_FTQF_SOURCE_PORT_MASK;
5678 if (filter->filter_info.dst_port_mask == 0)
5679 mask &= IXGBE_FTQF_DEST_PORT_MASK;
5680 if (filter->filter_info.proto_mask == 0)
5681 mask &= IXGBE_FTQF_PROTOCOL_COMP_MASK;
5682 ftqf |= mask << IXGBE_FTQF_5TUPLE_MASK_SHIFT;
5683 ftqf |= IXGBE_FTQF_POOL_MASK_EN;
5684 ftqf |= IXGBE_FTQF_QUEUE_ENABLE;
5686 IXGBE_WRITE_REG(hw, IXGBE_DAQF(i), filter->filter_info.dst_ip);
5687 IXGBE_WRITE_REG(hw, IXGBE_SAQF(i), filter->filter_info.src_ip);
5688 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(i), sdpqf);
5689 IXGBE_WRITE_REG(hw, IXGBE_FTQF(i), ftqf);
5691 l34timir |= IXGBE_L34T_IMIR_RESERVE;
5692 l34timir |= (uint32_t)(filter->queue <<
5693 IXGBE_L34T_IMIR_QUEUE_SHIFT);
5694 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(i), l34timir);
5698 * add a 5tuple filter
5701 * dev: Pointer to struct rte_eth_dev.
5702 * index: the index the filter allocates.
5703 * filter: ponter to the filter that will be added.
5704 * rx_queue: the queue id the filter assigned to.
5707 * - On success, zero.
5708 * - On failure, a negative value.
5711 ixgbe_add_5tuple_filter(struct rte_eth_dev *dev,
5712 struct ixgbe_5tuple_filter *filter)
5714 struct ixgbe_filter_info *filter_info =
5715 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5719 * look for an unused 5tuple filter index,
5720 * and insert the filter to list.
5722 for (i = 0; i < IXGBE_MAX_FTQF_FILTERS; i++) {
5723 idx = i / (sizeof(uint32_t) * NBBY);
5724 shift = i % (sizeof(uint32_t) * NBBY);
5725 if (!(filter_info->fivetuple_mask[idx] & (1 << shift))) {
5726 filter_info->fivetuple_mask[idx] |= 1 << shift;
5728 TAILQ_INSERT_TAIL(&filter_info->fivetuple_list,
5734 if (i >= IXGBE_MAX_FTQF_FILTERS) {
5735 PMD_DRV_LOG(ERR, "5tuple filters are full.");
5739 ixgbe_inject_5tuple_filter(dev, filter);
5745 * remove a 5tuple filter
5748 * dev: Pointer to struct rte_eth_dev.
5749 * filter: the pointer of the filter will be removed.
5752 ixgbe_remove_5tuple_filter(struct rte_eth_dev *dev,
5753 struct ixgbe_5tuple_filter *filter)
5755 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5756 struct ixgbe_filter_info *filter_info =
5757 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5758 uint16_t index = filter->index;
5760 filter_info->fivetuple_mask[index / (sizeof(uint32_t) * NBBY)] &=
5761 ~(1 << (index % (sizeof(uint32_t) * NBBY)));
5762 TAILQ_REMOVE(&filter_info->fivetuple_list, filter, entries);
5765 IXGBE_WRITE_REG(hw, IXGBE_DAQF(index), 0);
5766 IXGBE_WRITE_REG(hw, IXGBE_SAQF(index), 0);
5767 IXGBE_WRITE_REG(hw, IXGBE_SDPQF(index), 0);
5768 IXGBE_WRITE_REG(hw, IXGBE_FTQF(index), 0);
5769 IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(index), 0);
5773 ixgbevf_dev_set_mtu(struct rte_eth_dev *dev, uint16_t mtu)
5775 struct ixgbe_hw *hw;
5776 uint32_t max_frame = mtu + ETHER_HDR_LEN + ETHER_CRC_LEN;
5778 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
5780 if ((mtu < ETHER_MIN_MTU) || (max_frame > ETHER_MAX_JUMBO_FRAME_LEN))
5783 /* refuse mtu that requires the support of scattered packets when this
5784 * feature has not been enabled before.
5786 if (!dev->data->scattered_rx &&
5787 (max_frame + 2 * IXGBE_VLAN_TAG_SIZE >
5788 dev->data->min_rx_buf_size - RTE_PKTMBUF_HEADROOM))
5792 * When supported by the underlying PF driver, use the IXGBE_VF_SET_MTU
5793 * request of the version 2.0 of the mailbox API.
5794 * For now, use the IXGBE_VF_SET_LPE request of the version 1.0
5795 * of the mailbox API.
5796 * This call to IXGBE_SET_LPE action won't work with ixgbe pf drivers
5797 * prior to 3.11.33 which contains the following change:
5798 * "ixgbe: Enable jumbo frames support w/ SR-IOV"
5800 ixgbevf_rlpml_set_vf(hw, max_frame);
5802 /* update max frame size */
5803 dev->data->dev_conf.rxmode.max_rx_pkt_len = max_frame;
5807 static inline struct ixgbe_5tuple_filter *
5808 ixgbe_5tuple_filter_lookup(struct ixgbe_5tuple_filter_list *filter_list,
5809 struct ixgbe_5tuple_filter_info *key)
5811 struct ixgbe_5tuple_filter *it;
5813 TAILQ_FOREACH(it, filter_list, entries) {
5814 if (memcmp(key, &it->filter_info,
5815 sizeof(struct ixgbe_5tuple_filter_info)) == 0) {
5822 /* translate elements in struct rte_eth_ntuple_filter to struct ixgbe_5tuple_filter_info*/
5824 ntuple_filter_to_5tuple(struct rte_eth_ntuple_filter *filter,
5825 struct ixgbe_5tuple_filter_info *filter_info)
5827 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM ||
5828 filter->priority > IXGBE_5TUPLE_MAX_PRI ||
5829 filter->priority < IXGBE_5TUPLE_MIN_PRI)
5832 switch (filter->dst_ip_mask) {
5834 filter_info->dst_ip_mask = 0;
5835 filter_info->dst_ip = filter->dst_ip;
5838 filter_info->dst_ip_mask = 1;
5841 PMD_DRV_LOG(ERR, "invalid dst_ip mask.");
5845 switch (filter->src_ip_mask) {
5847 filter_info->src_ip_mask = 0;
5848 filter_info->src_ip = filter->src_ip;
5851 filter_info->src_ip_mask = 1;
5854 PMD_DRV_LOG(ERR, "invalid src_ip mask.");
5858 switch (filter->dst_port_mask) {
5860 filter_info->dst_port_mask = 0;
5861 filter_info->dst_port = filter->dst_port;
5864 filter_info->dst_port_mask = 1;
5867 PMD_DRV_LOG(ERR, "invalid dst_port mask.");
5871 switch (filter->src_port_mask) {
5873 filter_info->src_port_mask = 0;
5874 filter_info->src_port = filter->src_port;
5877 filter_info->src_port_mask = 1;
5880 PMD_DRV_LOG(ERR, "invalid src_port mask.");
5884 switch (filter->proto_mask) {
5886 filter_info->proto_mask = 0;
5887 filter_info->proto =
5888 convert_protocol_type(filter->proto);
5891 filter_info->proto_mask = 1;
5894 PMD_DRV_LOG(ERR, "invalid protocol mask.");
5898 filter_info->priority = (uint8_t)filter->priority;
5903 * add or delete a ntuple filter
5906 * dev: Pointer to struct rte_eth_dev.
5907 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
5908 * add: if true, add filter, if false, remove filter
5911 * - On success, zero.
5912 * - On failure, a negative value.
5915 ixgbe_add_del_ntuple_filter(struct rte_eth_dev *dev,
5916 struct rte_eth_ntuple_filter *ntuple_filter,
5919 struct ixgbe_filter_info *filter_info =
5920 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5921 struct ixgbe_5tuple_filter_info filter_5tuple;
5922 struct ixgbe_5tuple_filter *filter;
5925 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
5926 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
5930 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
5931 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
5935 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
5937 if (filter != NULL && add) {
5938 PMD_DRV_LOG(ERR, "filter exists.");
5941 if (filter == NULL && !add) {
5942 PMD_DRV_LOG(ERR, "filter doesn't exist.");
5947 filter = rte_zmalloc("ixgbe_5tuple_filter",
5948 sizeof(struct ixgbe_5tuple_filter), 0);
5951 (void)rte_memcpy(&filter->filter_info,
5953 sizeof(struct ixgbe_5tuple_filter_info));
5954 filter->queue = ntuple_filter->queue;
5955 ret = ixgbe_add_5tuple_filter(dev, filter);
5961 ixgbe_remove_5tuple_filter(dev, filter);
5967 * get a ntuple filter
5970 * dev: Pointer to struct rte_eth_dev.
5971 * ntuple_filter: Pointer to struct rte_eth_ntuple_filter
5974 * - On success, zero.
5975 * - On failure, a negative value.
5978 ixgbe_get_ntuple_filter(struct rte_eth_dev *dev,
5979 struct rte_eth_ntuple_filter *ntuple_filter)
5981 struct ixgbe_filter_info *filter_info =
5982 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
5983 struct ixgbe_5tuple_filter_info filter_5tuple;
5984 struct ixgbe_5tuple_filter *filter;
5987 if (ntuple_filter->flags != RTE_5TUPLE_FLAGS) {
5988 PMD_DRV_LOG(ERR, "only 5tuple is supported.");
5992 memset(&filter_5tuple, 0, sizeof(struct ixgbe_5tuple_filter_info));
5993 ret = ntuple_filter_to_5tuple(ntuple_filter, &filter_5tuple);
5997 filter = ixgbe_5tuple_filter_lookup(&filter_info->fivetuple_list,
5999 if (filter == NULL) {
6000 PMD_DRV_LOG(ERR, "filter doesn't exist.");
6003 ntuple_filter->queue = filter->queue;
6008 * ixgbe_ntuple_filter_handle - Handle operations for ntuple filter.
6009 * @dev: pointer to rte_eth_dev structure
6010 * @filter_op:operation will be taken.
6011 * @arg: a pointer to specific structure corresponding to the filter_op
6014 * - On success, zero.
6015 * - On failure, a negative value.
6018 ixgbe_ntuple_filter_handle(struct rte_eth_dev *dev,
6019 enum rte_filter_op filter_op,
6022 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6025 MAC_TYPE_FILTER_SUP_EXT(hw->mac.type);
6027 if (filter_op == RTE_ETH_FILTER_NOP)
6031 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6036 switch (filter_op) {
6037 case RTE_ETH_FILTER_ADD:
6038 ret = ixgbe_add_del_ntuple_filter(dev,
6039 (struct rte_eth_ntuple_filter *)arg,
6042 case RTE_ETH_FILTER_DELETE:
6043 ret = ixgbe_add_del_ntuple_filter(dev,
6044 (struct rte_eth_ntuple_filter *)arg,
6047 case RTE_ETH_FILTER_GET:
6048 ret = ixgbe_get_ntuple_filter(dev,
6049 (struct rte_eth_ntuple_filter *)arg);
6052 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6060 ixgbe_add_del_ethertype_filter(struct rte_eth_dev *dev,
6061 struct rte_eth_ethertype_filter *filter,
6064 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6065 struct ixgbe_filter_info *filter_info =
6066 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6070 struct ixgbe_ethertype_filter ethertype_filter;
6072 if (filter->queue >= IXGBE_MAX_RX_QUEUE_NUM)
6075 if (filter->ether_type == ETHER_TYPE_IPv4 ||
6076 filter->ether_type == ETHER_TYPE_IPv6) {
6077 PMD_DRV_LOG(ERR, "unsupported ether_type(0x%04x) in"
6078 " ethertype filter.", filter->ether_type);
6082 if (filter->flags & RTE_ETHTYPE_FLAGS_MAC) {
6083 PMD_DRV_LOG(ERR, "mac compare is unsupported.");
6086 if (filter->flags & RTE_ETHTYPE_FLAGS_DROP) {
6087 PMD_DRV_LOG(ERR, "drop option is unsupported.");
6091 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6092 if (ret >= 0 && add) {
6093 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter exists.",
6094 filter->ether_type);
6097 if (ret < 0 && !add) {
6098 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6099 filter->ether_type);
6104 etqf = IXGBE_ETQF_FILTER_EN;
6105 etqf |= (uint32_t)filter->ether_type;
6106 etqs |= (uint32_t)((filter->queue <<
6107 IXGBE_ETQS_RX_QUEUE_SHIFT) &
6108 IXGBE_ETQS_RX_QUEUE);
6109 etqs |= IXGBE_ETQS_QUEUE_EN;
6111 ethertype_filter.ethertype = filter->ether_type;
6112 ethertype_filter.etqf = etqf;
6113 ethertype_filter.etqs = etqs;
6114 ethertype_filter.conf = FALSE;
6115 ret = ixgbe_ethertype_filter_insert(filter_info,
6118 PMD_DRV_LOG(ERR, "ethertype filters are full.");
6122 ret = ixgbe_ethertype_filter_remove(filter_info, (uint8_t)ret);
6126 IXGBE_WRITE_REG(hw, IXGBE_ETQF(ret), etqf);
6127 IXGBE_WRITE_REG(hw, IXGBE_ETQS(ret), etqs);
6128 IXGBE_WRITE_FLUSH(hw);
6134 ixgbe_get_ethertype_filter(struct rte_eth_dev *dev,
6135 struct rte_eth_ethertype_filter *filter)
6137 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6138 struct ixgbe_filter_info *filter_info =
6139 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
6140 uint32_t etqf, etqs;
6143 ret = ixgbe_ethertype_filter_lookup(filter_info, filter->ether_type);
6145 PMD_DRV_LOG(ERR, "ethertype (0x%04x) filter doesn't exist.",
6146 filter->ether_type);
6150 etqf = IXGBE_READ_REG(hw, IXGBE_ETQF(ret));
6151 if (etqf & IXGBE_ETQF_FILTER_EN) {
6152 etqs = IXGBE_READ_REG(hw, IXGBE_ETQS(ret));
6153 filter->ether_type = etqf & IXGBE_ETQF_ETHERTYPE;
6155 filter->queue = (etqs & IXGBE_ETQS_RX_QUEUE) >>
6156 IXGBE_ETQS_RX_QUEUE_SHIFT;
6163 * ixgbe_ethertype_filter_handle - Handle operations for ethertype filter.
6164 * @dev: pointer to rte_eth_dev structure
6165 * @filter_op:operation will be taken.
6166 * @arg: a pointer to specific structure corresponding to the filter_op
6169 ixgbe_ethertype_filter_handle(struct rte_eth_dev *dev,
6170 enum rte_filter_op filter_op,
6173 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6176 MAC_TYPE_FILTER_SUP(hw->mac.type);
6178 if (filter_op == RTE_ETH_FILTER_NOP)
6182 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
6187 switch (filter_op) {
6188 case RTE_ETH_FILTER_ADD:
6189 ret = ixgbe_add_del_ethertype_filter(dev,
6190 (struct rte_eth_ethertype_filter *)arg,
6193 case RTE_ETH_FILTER_DELETE:
6194 ret = ixgbe_add_del_ethertype_filter(dev,
6195 (struct rte_eth_ethertype_filter *)arg,
6198 case RTE_ETH_FILTER_GET:
6199 ret = ixgbe_get_ethertype_filter(dev,
6200 (struct rte_eth_ethertype_filter *)arg);
6203 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
6211 ixgbe_dev_filter_ctrl(struct rte_eth_dev *dev,
6212 enum rte_filter_type filter_type,
6213 enum rte_filter_op filter_op,
6218 switch (filter_type) {
6219 case RTE_ETH_FILTER_NTUPLE:
6220 ret = ixgbe_ntuple_filter_handle(dev, filter_op, arg);
6222 case RTE_ETH_FILTER_ETHERTYPE:
6223 ret = ixgbe_ethertype_filter_handle(dev, filter_op, arg);
6225 case RTE_ETH_FILTER_SYN:
6226 ret = ixgbe_syn_filter_handle(dev, filter_op, arg);
6228 case RTE_ETH_FILTER_FDIR:
6229 ret = ixgbe_fdir_ctrl_func(dev, filter_op, arg);
6231 case RTE_ETH_FILTER_L2_TUNNEL:
6232 ret = ixgbe_dev_l2_tunnel_filter_handle(dev, filter_op, arg);
6234 case RTE_ETH_FILTER_GENERIC:
6235 if (filter_op != RTE_ETH_FILTER_GET)
6237 *(const void **)arg = &ixgbe_flow_ops;
6240 PMD_DRV_LOG(WARNING, "Filter type (%d) not supported",
6250 ixgbe_dev_addr_list_itr(__attribute__((unused)) struct ixgbe_hw *hw,
6251 u8 **mc_addr_ptr, u32 *vmdq)
6256 mc_addr = *mc_addr_ptr;
6257 *mc_addr_ptr = (mc_addr + sizeof(struct ether_addr));
6262 ixgbe_dev_set_mc_addr_list(struct rte_eth_dev *dev,
6263 struct ether_addr *mc_addr_set,
6264 uint32_t nb_mc_addr)
6266 struct ixgbe_hw *hw;
6269 hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6270 mc_addr_list = (u8 *)mc_addr_set;
6271 return ixgbe_update_mc_addr_list(hw, mc_addr_list, nb_mc_addr,
6272 ixgbe_dev_addr_list_itr, TRUE);
6276 ixgbe_read_systime_cyclecounter(struct rte_eth_dev *dev)
6278 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6279 uint64_t systime_cycles;
6281 switch (hw->mac.type) {
6282 case ixgbe_mac_X550:
6283 case ixgbe_mac_X550EM_x:
6284 case ixgbe_mac_X550EM_a:
6285 /* SYSTIMEL stores ns and SYSTIMEH stores seconds. */
6286 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6287 systime_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6291 systime_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIML);
6292 systime_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_SYSTIMH)
6296 return systime_cycles;
6300 ixgbe_read_rx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6302 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6303 uint64_t rx_tstamp_cycles;
6305 switch (hw->mac.type) {
6306 case ixgbe_mac_X550:
6307 case ixgbe_mac_X550EM_x:
6308 case ixgbe_mac_X550EM_a:
6309 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6310 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6311 rx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6315 /* RXSTMPL stores ns and RXSTMPH stores seconds. */
6316 rx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPL);
6317 rx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_RXSTMPH)
6321 return rx_tstamp_cycles;
6325 ixgbe_read_tx_tstamp_cyclecounter(struct rte_eth_dev *dev)
6327 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6328 uint64_t tx_tstamp_cycles;
6330 switch (hw->mac.type) {
6331 case ixgbe_mac_X550:
6332 case ixgbe_mac_X550EM_x:
6333 case ixgbe_mac_X550EM_a:
6334 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6335 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6336 tx_tstamp_cycles += (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6340 /* TXSTMPL stores ns and TXSTMPH stores seconds. */
6341 tx_tstamp_cycles = (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPL);
6342 tx_tstamp_cycles |= (uint64_t)IXGBE_READ_REG(hw, IXGBE_TXSTMPH)
6346 return tx_tstamp_cycles;
6350 ixgbe_start_timecounters(struct rte_eth_dev *dev)
6352 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6353 struct ixgbe_adapter *adapter =
6354 (struct ixgbe_adapter *)dev->data->dev_private;
6355 struct rte_eth_link link;
6356 uint32_t incval = 0;
6359 /* Get current link speed. */
6360 memset(&link, 0, sizeof(link));
6361 ixgbe_dev_link_update(dev, 1);
6362 rte_ixgbe_dev_atomic_read_link_status(dev, &link);
6364 switch (link.link_speed) {
6365 case ETH_SPEED_NUM_100M:
6366 incval = IXGBE_INCVAL_100;
6367 shift = IXGBE_INCVAL_SHIFT_100;
6369 case ETH_SPEED_NUM_1G:
6370 incval = IXGBE_INCVAL_1GB;
6371 shift = IXGBE_INCVAL_SHIFT_1GB;
6373 case ETH_SPEED_NUM_10G:
6375 incval = IXGBE_INCVAL_10GB;
6376 shift = IXGBE_INCVAL_SHIFT_10GB;
6380 switch (hw->mac.type) {
6381 case ixgbe_mac_X550:
6382 case ixgbe_mac_X550EM_x:
6383 case ixgbe_mac_X550EM_a:
6384 /* Independent of link speed. */
6386 /* Cycles read will be interpreted as ns. */
6389 case ixgbe_mac_X540:
6390 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, incval);
6392 case ixgbe_mac_82599EB:
6393 incval >>= IXGBE_INCVAL_SHIFT_82599;
6394 shift -= IXGBE_INCVAL_SHIFT_82599;
6395 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA,
6396 (1 << IXGBE_INCPER_SHIFT_82599) | incval);
6399 /* Not supported. */
6403 memset(&adapter->systime_tc, 0, sizeof(struct rte_timecounter));
6404 memset(&adapter->rx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6405 memset(&adapter->tx_tstamp_tc, 0, sizeof(struct rte_timecounter));
6407 adapter->systime_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6408 adapter->systime_tc.cc_shift = shift;
6409 adapter->systime_tc.nsec_mask = (1ULL << shift) - 1;
6411 adapter->rx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6412 adapter->rx_tstamp_tc.cc_shift = shift;
6413 adapter->rx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6415 adapter->tx_tstamp_tc.cc_mask = IXGBE_CYCLECOUNTER_MASK;
6416 adapter->tx_tstamp_tc.cc_shift = shift;
6417 adapter->tx_tstamp_tc.nsec_mask = (1ULL << shift) - 1;
6421 ixgbe_timesync_adjust_time(struct rte_eth_dev *dev, int64_t delta)
6423 struct ixgbe_adapter *adapter =
6424 (struct ixgbe_adapter *)dev->data->dev_private;
6426 adapter->systime_tc.nsec += delta;
6427 adapter->rx_tstamp_tc.nsec += delta;
6428 adapter->tx_tstamp_tc.nsec += delta;
6434 ixgbe_timesync_write_time(struct rte_eth_dev *dev, const struct timespec *ts)
6437 struct ixgbe_adapter *adapter =
6438 (struct ixgbe_adapter *)dev->data->dev_private;
6440 ns = rte_timespec_to_ns(ts);
6441 /* Set the timecounters to a new value. */
6442 adapter->systime_tc.nsec = ns;
6443 adapter->rx_tstamp_tc.nsec = ns;
6444 adapter->tx_tstamp_tc.nsec = ns;
6450 ixgbe_timesync_read_time(struct rte_eth_dev *dev, struct timespec *ts)
6452 uint64_t ns, systime_cycles;
6453 struct ixgbe_adapter *adapter =
6454 (struct ixgbe_adapter *)dev->data->dev_private;
6456 systime_cycles = ixgbe_read_systime_cyclecounter(dev);
6457 ns = rte_timecounter_update(&adapter->systime_tc, systime_cycles);
6458 *ts = rte_ns_to_timespec(ns);
6464 ixgbe_timesync_enable(struct rte_eth_dev *dev)
6466 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6470 /* Stop the timesync system time. */
6471 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0x0);
6472 /* Reset the timesync system time value. */
6473 IXGBE_WRITE_REG(hw, IXGBE_SYSTIML, 0x0);
6474 IXGBE_WRITE_REG(hw, IXGBE_SYSTIMH, 0x0);
6476 /* Enable system time for platforms where it isn't on by default. */
6477 tsauxc = IXGBE_READ_REG(hw, IXGBE_TSAUXC);
6478 tsauxc &= ~IXGBE_TSAUXC_DISABLE_SYSTIME;
6479 IXGBE_WRITE_REG(hw, IXGBE_TSAUXC, tsauxc);
6481 ixgbe_start_timecounters(dev);
6483 /* Enable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6484 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588),
6486 IXGBE_ETQF_FILTER_EN |
6489 /* Enable timestamping of received PTP packets. */
6490 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6491 tsync_ctl |= IXGBE_TSYNCRXCTL_ENABLED;
6492 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6494 /* Enable timestamping of transmitted PTP packets. */
6495 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6496 tsync_ctl |= IXGBE_TSYNCTXCTL_ENABLED;
6497 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6499 IXGBE_WRITE_FLUSH(hw);
6505 ixgbe_timesync_disable(struct rte_eth_dev *dev)
6507 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6510 /* Disable timestamping of transmitted PTP packets. */
6511 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6512 tsync_ctl &= ~IXGBE_TSYNCTXCTL_ENABLED;
6513 IXGBE_WRITE_REG(hw, IXGBE_TSYNCTXCTL, tsync_ctl);
6515 /* Disable timestamping of received PTP packets. */
6516 tsync_ctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6517 tsync_ctl &= ~IXGBE_TSYNCRXCTL_ENABLED;
6518 IXGBE_WRITE_REG(hw, IXGBE_TSYNCRXCTL, tsync_ctl);
6520 /* Disable L2 filtering of IEEE1588/802.1AS Ethernet frame types. */
6521 IXGBE_WRITE_REG(hw, IXGBE_ETQF(IXGBE_ETQF_FILTER_1588), 0);
6523 /* Stop incrementating the System Time registers. */
6524 IXGBE_WRITE_REG(hw, IXGBE_TIMINCA, 0);
6530 ixgbe_timesync_read_rx_timestamp(struct rte_eth_dev *dev,
6531 struct timespec *timestamp,
6532 uint32_t flags __rte_unused)
6534 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6535 struct ixgbe_adapter *adapter =
6536 (struct ixgbe_adapter *)dev->data->dev_private;
6537 uint32_t tsync_rxctl;
6538 uint64_t rx_tstamp_cycles;
6541 tsync_rxctl = IXGBE_READ_REG(hw, IXGBE_TSYNCRXCTL);
6542 if ((tsync_rxctl & IXGBE_TSYNCRXCTL_VALID) == 0)
6545 rx_tstamp_cycles = ixgbe_read_rx_tstamp_cyclecounter(dev);
6546 ns = rte_timecounter_update(&adapter->rx_tstamp_tc, rx_tstamp_cycles);
6547 *timestamp = rte_ns_to_timespec(ns);
6553 ixgbe_timesync_read_tx_timestamp(struct rte_eth_dev *dev,
6554 struct timespec *timestamp)
6556 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6557 struct ixgbe_adapter *adapter =
6558 (struct ixgbe_adapter *)dev->data->dev_private;
6559 uint32_t tsync_txctl;
6560 uint64_t tx_tstamp_cycles;
6563 tsync_txctl = IXGBE_READ_REG(hw, IXGBE_TSYNCTXCTL);
6564 if ((tsync_txctl & IXGBE_TSYNCTXCTL_VALID) == 0)
6567 tx_tstamp_cycles = ixgbe_read_tx_tstamp_cyclecounter(dev);
6568 ns = rte_timecounter_update(&adapter->tx_tstamp_tc, tx_tstamp_cycles);
6569 *timestamp = rte_ns_to_timespec(ns);
6575 ixgbe_get_reg_length(struct rte_eth_dev *dev)
6577 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6580 const struct reg_info *reg_group;
6581 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
6582 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
6584 while ((reg_group = reg_set[g_ind++]))
6585 count += ixgbe_regs_group_count(reg_group);
6591 ixgbevf_get_reg_length(struct rte_eth_dev *dev __rte_unused)
6595 const struct reg_info *reg_group;
6597 while ((reg_group = ixgbevf_regs[g_ind++]))
6598 count += ixgbe_regs_group_count(reg_group);
6604 ixgbe_get_regs(struct rte_eth_dev *dev,
6605 struct rte_dev_reg_info *regs)
6607 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6608 uint32_t *data = regs->data;
6611 const struct reg_info *reg_group;
6612 const struct reg_info **reg_set = (hw->mac.type == ixgbe_mac_82598EB) ?
6613 ixgbe_regs_mac_82598EB : ixgbe_regs_others;
6616 regs->length = ixgbe_get_reg_length(dev);
6617 regs->width = sizeof(uint32_t);
6621 /* Support only full register dump */
6622 if ((regs->length == 0) ||
6623 (regs->length == (uint32_t)ixgbe_get_reg_length(dev))) {
6624 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
6626 while ((reg_group = reg_set[g_ind++]))
6627 count += ixgbe_read_regs_group(dev, &data[count],
6636 ixgbevf_get_regs(struct rte_eth_dev *dev,
6637 struct rte_dev_reg_info *regs)
6639 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6640 uint32_t *data = regs->data;
6643 const struct reg_info *reg_group;
6646 regs->length = ixgbevf_get_reg_length(dev);
6647 regs->width = sizeof(uint32_t);
6651 /* Support only full register dump */
6652 if ((regs->length == 0) ||
6653 (regs->length == (uint32_t)ixgbevf_get_reg_length(dev))) {
6654 regs->version = hw->mac.type << 24 | hw->revision_id << 16 |
6656 while ((reg_group = ixgbevf_regs[g_ind++]))
6657 count += ixgbe_read_regs_group(dev, &data[count],
6666 ixgbe_get_eeprom_length(struct rte_eth_dev *dev)
6668 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6670 /* Return unit is byte count */
6671 return hw->eeprom.word_size * 2;
6675 ixgbe_get_eeprom(struct rte_eth_dev *dev,
6676 struct rte_dev_eeprom_info *in_eeprom)
6678 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6679 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
6680 uint16_t *data = in_eeprom->data;
6683 first = in_eeprom->offset >> 1;
6684 length = in_eeprom->length >> 1;
6685 if ((first > hw->eeprom.word_size) ||
6686 ((first + length) > hw->eeprom.word_size))
6689 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
6691 return eeprom->ops.read_buffer(hw, first, length, data);
6695 ixgbe_set_eeprom(struct rte_eth_dev *dev,
6696 struct rte_dev_eeprom_info *in_eeprom)
6698 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6699 struct ixgbe_eeprom_info *eeprom = &hw->eeprom;
6700 uint16_t *data = in_eeprom->data;
6703 first = in_eeprom->offset >> 1;
6704 length = in_eeprom->length >> 1;
6705 if ((first > hw->eeprom.word_size) ||
6706 ((first + length) > hw->eeprom.word_size))
6709 in_eeprom->magic = hw->vendor_id | (hw->device_id << 16);
6711 return eeprom->ops.write_buffer(hw, first, length, data);
6715 ixgbe_reta_size_get(enum ixgbe_mac_type mac_type) {
6717 case ixgbe_mac_X550:
6718 case ixgbe_mac_X550EM_x:
6719 case ixgbe_mac_X550EM_a:
6720 return ETH_RSS_RETA_SIZE_512;
6721 case ixgbe_mac_X550_vf:
6722 case ixgbe_mac_X550EM_x_vf:
6723 case ixgbe_mac_X550EM_a_vf:
6724 return ETH_RSS_RETA_SIZE_64;
6726 return ETH_RSS_RETA_SIZE_128;
6731 ixgbe_reta_reg_get(enum ixgbe_mac_type mac_type, uint16_t reta_idx) {
6733 case ixgbe_mac_X550:
6734 case ixgbe_mac_X550EM_x:
6735 case ixgbe_mac_X550EM_a:
6736 if (reta_idx < ETH_RSS_RETA_SIZE_128)
6737 return IXGBE_RETA(reta_idx >> 2);
6739 return IXGBE_ERETA((reta_idx - ETH_RSS_RETA_SIZE_128) >> 2);
6740 case ixgbe_mac_X550_vf:
6741 case ixgbe_mac_X550EM_x_vf:
6742 case ixgbe_mac_X550EM_a_vf:
6743 return IXGBE_VFRETA(reta_idx >> 2);
6745 return IXGBE_RETA(reta_idx >> 2);
6750 ixgbe_mrqc_reg_get(enum ixgbe_mac_type mac_type) {
6752 case ixgbe_mac_X550_vf:
6753 case ixgbe_mac_X550EM_x_vf:
6754 case ixgbe_mac_X550EM_a_vf:
6755 return IXGBE_VFMRQC;
6762 ixgbe_rssrk_reg_get(enum ixgbe_mac_type mac_type, uint8_t i) {
6764 case ixgbe_mac_X550_vf:
6765 case ixgbe_mac_X550EM_x_vf:
6766 case ixgbe_mac_X550EM_a_vf:
6767 return IXGBE_VFRSSRK(i);
6769 return IXGBE_RSSRK(i);
6774 ixgbe_rss_update_sp(enum ixgbe_mac_type mac_type) {
6776 case ixgbe_mac_82599_vf:
6777 case ixgbe_mac_X540_vf:
6785 ixgbe_dev_get_dcb_info(struct rte_eth_dev *dev,
6786 struct rte_eth_dcb_info *dcb_info)
6788 struct ixgbe_dcb_config *dcb_config =
6789 IXGBE_DEV_PRIVATE_TO_DCB_CFG(dev->data->dev_private);
6790 struct ixgbe_dcb_tc_config *tc;
6793 if (dev->data->dev_conf.rxmode.mq_mode & ETH_MQ_RX_DCB_FLAG)
6794 dcb_info->nb_tcs = dcb_config->num_tcs.pg_tcs;
6796 dcb_info->nb_tcs = 1;
6798 if (dcb_config->vt_mode) { /* vt is enabled*/
6799 struct rte_eth_vmdq_dcb_conf *vmdq_rx_conf =
6800 &dev->data->dev_conf.rx_adv_conf.vmdq_dcb_conf;
6801 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
6802 dcb_info->prio_tc[i] = vmdq_rx_conf->dcb_tc[i];
6803 for (i = 0; i < vmdq_rx_conf->nb_queue_pools; i++) {
6804 for (j = 0; j < dcb_info->nb_tcs; j++) {
6805 dcb_info->tc_queue.tc_rxq[i][j].base =
6806 i * dcb_info->nb_tcs + j;
6807 dcb_info->tc_queue.tc_rxq[i][j].nb_queue = 1;
6808 dcb_info->tc_queue.tc_txq[i][j].base =
6809 i * dcb_info->nb_tcs + j;
6810 dcb_info->tc_queue.tc_txq[i][j].nb_queue = 1;
6813 } else { /* vt is disabled*/
6814 struct rte_eth_dcb_rx_conf *rx_conf =
6815 &dev->data->dev_conf.rx_adv_conf.dcb_rx_conf;
6816 for (i = 0; i < ETH_DCB_NUM_USER_PRIORITIES; i++)
6817 dcb_info->prio_tc[i] = rx_conf->dcb_tc[i];
6818 if (dcb_info->nb_tcs == ETH_4_TCS) {
6819 for (i = 0; i < dcb_info->nb_tcs; i++) {
6820 dcb_info->tc_queue.tc_rxq[0][i].base = i * 32;
6821 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
6823 dcb_info->tc_queue.tc_txq[0][0].base = 0;
6824 dcb_info->tc_queue.tc_txq[0][1].base = 64;
6825 dcb_info->tc_queue.tc_txq[0][2].base = 96;
6826 dcb_info->tc_queue.tc_txq[0][3].base = 112;
6827 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 64;
6828 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
6829 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
6830 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
6831 } else if (dcb_info->nb_tcs == ETH_8_TCS) {
6832 for (i = 0; i < dcb_info->nb_tcs; i++) {
6833 dcb_info->tc_queue.tc_rxq[0][i].base = i * 16;
6834 dcb_info->tc_queue.tc_rxq[0][i].nb_queue = 16;
6836 dcb_info->tc_queue.tc_txq[0][0].base = 0;
6837 dcb_info->tc_queue.tc_txq[0][1].base = 32;
6838 dcb_info->tc_queue.tc_txq[0][2].base = 64;
6839 dcb_info->tc_queue.tc_txq[0][3].base = 80;
6840 dcb_info->tc_queue.tc_txq[0][4].base = 96;
6841 dcb_info->tc_queue.tc_txq[0][5].base = 104;
6842 dcb_info->tc_queue.tc_txq[0][6].base = 112;
6843 dcb_info->tc_queue.tc_txq[0][7].base = 120;
6844 dcb_info->tc_queue.tc_txq[0][0].nb_queue = 32;
6845 dcb_info->tc_queue.tc_txq[0][1].nb_queue = 32;
6846 dcb_info->tc_queue.tc_txq[0][2].nb_queue = 16;
6847 dcb_info->tc_queue.tc_txq[0][3].nb_queue = 16;
6848 dcb_info->tc_queue.tc_txq[0][4].nb_queue = 8;
6849 dcb_info->tc_queue.tc_txq[0][5].nb_queue = 8;
6850 dcb_info->tc_queue.tc_txq[0][6].nb_queue = 8;
6851 dcb_info->tc_queue.tc_txq[0][7].nb_queue = 8;
6854 for (i = 0; i < dcb_info->nb_tcs; i++) {
6855 tc = &dcb_config->tc_config[i];
6856 dcb_info->tc_bws[i] = tc->path[IXGBE_DCB_TX_CONFIG].bwg_percent;
6861 /* Update e-tag ether type */
6863 ixgbe_update_e_tag_eth_type(struct ixgbe_hw *hw,
6864 uint16_t ether_type)
6866 uint32_t etag_etype;
6868 if (hw->mac.type != ixgbe_mac_X550 &&
6869 hw->mac.type != ixgbe_mac_X550EM_x &&
6870 hw->mac.type != ixgbe_mac_X550EM_a) {
6874 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
6875 etag_etype &= ~IXGBE_ETAG_ETYPE_MASK;
6876 etag_etype |= ether_type;
6877 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
6878 IXGBE_WRITE_FLUSH(hw);
6883 /* Config l2 tunnel ether type */
6885 ixgbe_dev_l2_tunnel_eth_type_conf(struct rte_eth_dev *dev,
6886 struct rte_eth_l2_tunnel_conf *l2_tunnel)
6889 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6890 struct ixgbe_l2_tn_info *l2_tn_info =
6891 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
6893 if (l2_tunnel == NULL)
6896 switch (l2_tunnel->l2_tunnel_type) {
6897 case RTE_L2_TUNNEL_TYPE_E_TAG:
6898 l2_tn_info->e_tag_ether_type = l2_tunnel->ether_type;
6899 ret = ixgbe_update_e_tag_eth_type(hw, l2_tunnel->ether_type);
6902 PMD_DRV_LOG(ERR, "Invalid tunnel type");
6910 /* Enable e-tag tunnel */
6912 ixgbe_e_tag_enable(struct ixgbe_hw *hw)
6914 uint32_t etag_etype;
6916 if (hw->mac.type != ixgbe_mac_X550 &&
6917 hw->mac.type != ixgbe_mac_X550EM_x &&
6918 hw->mac.type != ixgbe_mac_X550EM_a) {
6922 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
6923 etag_etype |= IXGBE_ETAG_ETYPE_VALID;
6924 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
6925 IXGBE_WRITE_FLUSH(hw);
6930 /* Enable l2 tunnel */
6932 ixgbe_dev_l2_tunnel_enable(struct rte_eth_dev *dev,
6933 enum rte_eth_tunnel_type l2_tunnel_type)
6936 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6937 struct ixgbe_l2_tn_info *l2_tn_info =
6938 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
6940 switch (l2_tunnel_type) {
6941 case RTE_L2_TUNNEL_TYPE_E_TAG:
6942 l2_tn_info->e_tag_en = TRUE;
6943 ret = ixgbe_e_tag_enable(hw);
6946 PMD_DRV_LOG(ERR, "Invalid tunnel type");
6954 /* Disable e-tag tunnel */
6956 ixgbe_e_tag_disable(struct ixgbe_hw *hw)
6958 uint32_t etag_etype;
6960 if (hw->mac.type != ixgbe_mac_X550 &&
6961 hw->mac.type != ixgbe_mac_X550EM_x &&
6962 hw->mac.type != ixgbe_mac_X550EM_a) {
6966 etag_etype = IXGBE_READ_REG(hw, IXGBE_ETAG_ETYPE);
6967 etag_etype &= ~IXGBE_ETAG_ETYPE_VALID;
6968 IXGBE_WRITE_REG(hw, IXGBE_ETAG_ETYPE, etag_etype);
6969 IXGBE_WRITE_FLUSH(hw);
6974 /* Disable l2 tunnel */
6976 ixgbe_dev_l2_tunnel_disable(struct rte_eth_dev *dev,
6977 enum rte_eth_tunnel_type l2_tunnel_type)
6980 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
6981 struct ixgbe_l2_tn_info *l2_tn_info =
6982 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
6984 switch (l2_tunnel_type) {
6985 case RTE_L2_TUNNEL_TYPE_E_TAG:
6986 l2_tn_info->e_tag_en = FALSE;
6987 ret = ixgbe_e_tag_disable(hw);
6990 PMD_DRV_LOG(ERR, "Invalid tunnel type");
6999 ixgbe_e_tag_filter_del(struct rte_eth_dev *dev,
7000 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7003 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7004 uint32_t i, rar_entries;
7005 uint32_t rar_low, rar_high;
7007 if (hw->mac.type != ixgbe_mac_X550 &&
7008 hw->mac.type != ixgbe_mac_X550EM_x &&
7009 hw->mac.type != ixgbe_mac_X550EM_a) {
7013 rar_entries = ixgbe_get_num_rx_addrs(hw);
7015 for (i = 1; i < rar_entries; i++) {
7016 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7017 rar_low = IXGBE_READ_REG(hw, IXGBE_RAL(i));
7018 if ((rar_high & IXGBE_RAH_AV) &&
7019 (rar_high & IXGBE_RAH_ADTYPE) &&
7020 ((rar_low & IXGBE_RAL_ETAG_FILTER_MASK) ==
7021 l2_tunnel->tunnel_id)) {
7022 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), 0);
7023 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), 0);
7025 ixgbe_clear_vmdq(hw, i, IXGBE_CLEAR_VMDQ_ALL);
7035 ixgbe_e_tag_filter_add(struct rte_eth_dev *dev,
7036 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7039 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7040 uint32_t i, rar_entries;
7041 uint32_t rar_low, rar_high;
7043 if (hw->mac.type != ixgbe_mac_X550 &&
7044 hw->mac.type != ixgbe_mac_X550EM_x &&
7045 hw->mac.type != ixgbe_mac_X550EM_a) {
7049 /* One entry for one tunnel. Try to remove potential existing entry. */
7050 ixgbe_e_tag_filter_del(dev, l2_tunnel);
7052 rar_entries = ixgbe_get_num_rx_addrs(hw);
7054 for (i = 1; i < rar_entries; i++) {
7055 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(i));
7056 if (rar_high & IXGBE_RAH_AV) {
7059 ixgbe_set_vmdq(hw, i, l2_tunnel->pool);
7060 rar_high = IXGBE_RAH_AV | IXGBE_RAH_ADTYPE;
7061 rar_low = l2_tunnel->tunnel_id;
7063 IXGBE_WRITE_REG(hw, IXGBE_RAL(i), rar_low);
7064 IXGBE_WRITE_REG(hw, IXGBE_RAH(i), rar_high);
7070 PMD_INIT_LOG(NOTICE, "The table of E-tag forwarding rule is full."
7071 " Please remove a rule before adding a new one.");
7075 static inline struct ixgbe_l2_tn_filter *
7076 ixgbe_l2_tn_filter_lookup(struct ixgbe_l2_tn_info *l2_tn_info,
7077 struct ixgbe_l2_tn_key *key)
7081 ret = rte_hash_lookup(l2_tn_info->hash_handle, (const void *)key);
7085 return l2_tn_info->hash_map[ret];
7089 ixgbe_insert_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7090 struct ixgbe_l2_tn_filter *l2_tn_filter)
7094 ret = rte_hash_add_key(l2_tn_info->hash_handle,
7095 &l2_tn_filter->key);
7099 "Failed to insert L2 tunnel filter"
7100 " to hash table %d!",
7105 l2_tn_info->hash_map[ret] = l2_tn_filter;
7107 TAILQ_INSERT_TAIL(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7113 ixgbe_remove_l2_tn_filter(struct ixgbe_l2_tn_info *l2_tn_info,
7114 struct ixgbe_l2_tn_key *key)
7117 struct ixgbe_l2_tn_filter *l2_tn_filter;
7119 ret = rte_hash_del_key(l2_tn_info->hash_handle, key);
7123 "No such L2 tunnel filter to delete %d!",
7128 l2_tn_filter = l2_tn_info->hash_map[ret];
7129 l2_tn_info->hash_map[ret] = NULL;
7131 TAILQ_REMOVE(&l2_tn_info->l2_tn_list, l2_tn_filter, entries);
7132 rte_free(l2_tn_filter);
7137 /* Add l2 tunnel filter */
7139 ixgbe_dev_l2_tunnel_filter_add(struct rte_eth_dev *dev,
7140 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7144 struct ixgbe_l2_tn_info *l2_tn_info =
7145 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7146 struct ixgbe_l2_tn_key key;
7147 struct ixgbe_l2_tn_filter *node;
7150 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7151 key.tn_id = l2_tunnel->tunnel_id;
7153 node = ixgbe_l2_tn_filter_lookup(l2_tn_info, &key);
7157 "The L2 tunnel filter already exists!");
7161 node = rte_zmalloc("ixgbe_l2_tn",
7162 sizeof(struct ixgbe_l2_tn_filter),
7167 (void)rte_memcpy(&node->key,
7169 sizeof(struct ixgbe_l2_tn_key));
7170 node->pool = l2_tunnel->pool;
7171 ret = ixgbe_insert_l2_tn_filter(l2_tn_info, node);
7178 switch (l2_tunnel->l2_tunnel_type) {
7179 case RTE_L2_TUNNEL_TYPE_E_TAG:
7180 ret = ixgbe_e_tag_filter_add(dev, l2_tunnel);
7183 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7188 if ((!restore) && (ret < 0))
7189 (void)ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7194 /* Delete l2 tunnel filter */
7196 ixgbe_dev_l2_tunnel_filter_del(struct rte_eth_dev *dev,
7197 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7200 struct ixgbe_l2_tn_info *l2_tn_info =
7201 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7202 struct ixgbe_l2_tn_key key;
7204 key.l2_tn_type = l2_tunnel->l2_tunnel_type;
7205 key.tn_id = l2_tunnel->tunnel_id;
7206 ret = ixgbe_remove_l2_tn_filter(l2_tn_info, &key);
7210 switch (l2_tunnel->l2_tunnel_type) {
7211 case RTE_L2_TUNNEL_TYPE_E_TAG:
7212 ret = ixgbe_e_tag_filter_del(dev, l2_tunnel);
7215 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7224 * ixgbe_dev_l2_tunnel_filter_handle - Handle operations for l2 tunnel filter.
7225 * @dev: pointer to rte_eth_dev structure
7226 * @filter_op:operation will be taken.
7227 * @arg: a pointer to specific structure corresponding to the filter_op
7230 ixgbe_dev_l2_tunnel_filter_handle(struct rte_eth_dev *dev,
7231 enum rte_filter_op filter_op,
7236 if (filter_op == RTE_ETH_FILTER_NOP)
7240 PMD_DRV_LOG(ERR, "arg shouldn't be NULL for operation %u.",
7245 switch (filter_op) {
7246 case RTE_ETH_FILTER_ADD:
7247 ret = ixgbe_dev_l2_tunnel_filter_add
7249 (struct rte_eth_l2_tunnel_conf *)arg,
7252 case RTE_ETH_FILTER_DELETE:
7253 ret = ixgbe_dev_l2_tunnel_filter_del
7255 (struct rte_eth_l2_tunnel_conf *)arg);
7258 PMD_DRV_LOG(ERR, "unsupported operation %u.", filter_op);
7266 ixgbe_e_tag_forwarding_en_dis(struct rte_eth_dev *dev, bool en)
7270 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7272 if (hw->mac.type != ixgbe_mac_X550 &&
7273 hw->mac.type != ixgbe_mac_X550EM_x &&
7274 hw->mac.type != ixgbe_mac_X550EM_a) {
7278 ctrl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
7279 ctrl &= ~IXGBE_VT_CTL_POOLING_MODE_MASK;
7281 ctrl |= IXGBE_VT_CTL_POOLING_MODE_ETAG;
7282 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, ctrl);
7287 /* Enable l2 tunnel forwarding */
7289 ixgbe_dev_l2_tunnel_forwarding_enable
7290 (struct rte_eth_dev *dev,
7291 enum rte_eth_tunnel_type l2_tunnel_type)
7293 struct ixgbe_l2_tn_info *l2_tn_info =
7294 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7297 switch (l2_tunnel_type) {
7298 case RTE_L2_TUNNEL_TYPE_E_TAG:
7299 l2_tn_info->e_tag_fwd_en = TRUE;
7300 ret = ixgbe_e_tag_forwarding_en_dis(dev, 1);
7303 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7311 /* Disable l2 tunnel forwarding */
7313 ixgbe_dev_l2_tunnel_forwarding_disable
7314 (struct rte_eth_dev *dev,
7315 enum rte_eth_tunnel_type l2_tunnel_type)
7317 struct ixgbe_l2_tn_info *l2_tn_info =
7318 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7321 switch (l2_tunnel_type) {
7322 case RTE_L2_TUNNEL_TYPE_E_TAG:
7323 l2_tn_info->e_tag_fwd_en = FALSE;
7324 ret = ixgbe_e_tag_forwarding_en_dis(dev, 0);
7327 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7336 ixgbe_e_tag_insertion_en_dis(struct rte_eth_dev *dev,
7337 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7340 struct rte_pci_device *pci_dev = IXGBE_DEV_TO_PCI(dev);
7342 uint32_t vmtir, vmvir;
7343 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7345 if (l2_tunnel->vf_id >= pci_dev->max_vfs) {
7347 "VF id %u should be less than %u",
7353 if (hw->mac.type != ixgbe_mac_X550 &&
7354 hw->mac.type != ixgbe_mac_X550EM_x &&
7355 hw->mac.type != ixgbe_mac_X550EM_a) {
7360 vmtir = l2_tunnel->tunnel_id;
7364 IXGBE_WRITE_REG(hw, IXGBE_VMTIR(l2_tunnel->vf_id), vmtir);
7366 vmvir = IXGBE_READ_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id));
7367 vmvir &= ~IXGBE_VMVIR_TAGA_MASK;
7369 vmvir |= IXGBE_VMVIR_TAGA_ETAG_INSERT;
7370 IXGBE_WRITE_REG(hw, IXGBE_VMVIR(l2_tunnel->vf_id), vmvir);
7375 /* Enable l2 tunnel tag insertion */
7377 ixgbe_dev_l2_tunnel_insertion_enable(struct rte_eth_dev *dev,
7378 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7382 switch (l2_tunnel->l2_tunnel_type) {
7383 case RTE_L2_TUNNEL_TYPE_E_TAG:
7384 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 1);
7387 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7395 /* Disable l2 tunnel tag insertion */
7397 ixgbe_dev_l2_tunnel_insertion_disable
7398 (struct rte_eth_dev *dev,
7399 struct rte_eth_l2_tunnel_conf *l2_tunnel)
7403 switch (l2_tunnel->l2_tunnel_type) {
7404 case RTE_L2_TUNNEL_TYPE_E_TAG:
7405 ret = ixgbe_e_tag_insertion_en_dis(dev, l2_tunnel, 0);
7408 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7417 ixgbe_e_tag_stripping_en_dis(struct rte_eth_dev *dev,
7422 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7424 if (hw->mac.type != ixgbe_mac_X550 &&
7425 hw->mac.type != ixgbe_mac_X550EM_x &&
7426 hw->mac.type != ixgbe_mac_X550EM_a) {
7430 qde = IXGBE_READ_REG(hw, IXGBE_QDE);
7432 qde |= IXGBE_QDE_STRIP_TAG;
7434 qde &= ~IXGBE_QDE_STRIP_TAG;
7435 qde &= ~IXGBE_QDE_READ;
7436 qde |= IXGBE_QDE_WRITE;
7437 IXGBE_WRITE_REG(hw, IXGBE_QDE, qde);
7442 /* Enable l2 tunnel tag stripping */
7444 ixgbe_dev_l2_tunnel_stripping_enable
7445 (struct rte_eth_dev *dev,
7446 enum rte_eth_tunnel_type l2_tunnel_type)
7450 switch (l2_tunnel_type) {
7451 case RTE_L2_TUNNEL_TYPE_E_TAG:
7452 ret = ixgbe_e_tag_stripping_en_dis(dev, 1);
7455 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7463 /* Disable l2 tunnel tag stripping */
7465 ixgbe_dev_l2_tunnel_stripping_disable
7466 (struct rte_eth_dev *dev,
7467 enum rte_eth_tunnel_type l2_tunnel_type)
7471 switch (l2_tunnel_type) {
7472 case RTE_L2_TUNNEL_TYPE_E_TAG:
7473 ret = ixgbe_e_tag_stripping_en_dis(dev, 0);
7476 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7484 /* Enable/disable l2 tunnel offload functions */
7486 ixgbe_dev_l2_tunnel_offload_set
7487 (struct rte_eth_dev *dev,
7488 struct rte_eth_l2_tunnel_conf *l2_tunnel,
7494 if (l2_tunnel == NULL)
7498 if (mask & ETH_L2_TUNNEL_ENABLE_MASK) {
7500 ret = ixgbe_dev_l2_tunnel_enable(
7502 l2_tunnel->l2_tunnel_type);
7504 ret = ixgbe_dev_l2_tunnel_disable(
7506 l2_tunnel->l2_tunnel_type);
7509 if (mask & ETH_L2_TUNNEL_INSERTION_MASK) {
7511 ret = ixgbe_dev_l2_tunnel_insertion_enable(
7515 ret = ixgbe_dev_l2_tunnel_insertion_disable(
7520 if (mask & ETH_L2_TUNNEL_STRIPPING_MASK) {
7522 ret = ixgbe_dev_l2_tunnel_stripping_enable(
7524 l2_tunnel->l2_tunnel_type);
7526 ret = ixgbe_dev_l2_tunnel_stripping_disable(
7528 l2_tunnel->l2_tunnel_type);
7531 if (mask & ETH_L2_TUNNEL_FORWARDING_MASK) {
7533 ret = ixgbe_dev_l2_tunnel_forwarding_enable(
7535 l2_tunnel->l2_tunnel_type);
7537 ret = ixgbe_dev_l2_tunnel_forwarding_disable(
7539 l2_tunnel->l2_tunnel_type);
7546 ixgbe_update_vxlan_port(struct ixgbe_hw *hw,
7549 IXGBE_WRITE_REG(hw, IXGBE_VXLANCTRL, port);
7550 IXGBE_WRITE_FLUSH(hw);
7555 /* There's only one register for VxLAN UDP port.
7556 * So, we cannot add several ports. Will update it.
7559 ixgbe_add_vxlan_port(struct ixgbe_hw *hw,
7563 PMD_DRV_LOG(ERR, "Add VxLAN port 0 is not allowed.");
7567 return ixgbe_update_vxlan_port(hw, port);
7570 /* We cannot delete the VxLAN port. For there's a register for VxLAN
7571 * UDP port, it must have a value.
7572 * So, will reset it to the original value 0.
7575 ixgbe_del_vxlan_port(struct ixgbe_hw *hw,
7580 cur_port = (uint16_t)IXGBE_READ_REG(hw, IXGBE_VXLANCTRL);
7582 if (cur_port != port) {
7583 PMD_DRV_LOG(ERR, "Port %u does not exist.", port);
7587 return ixgbe_update_vxlan_port(hw, 0);
7590 /* Add UDP tunneling port */
7592 ixgbe_dev_udp_tunnel_port_add(struct rte_eth_dev *dev,
7593 struct rte_eth_udp_tunnel *udp_tunnel)
7596 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7598 if (hw->mac.type != ixgbe_mac_X550 &&
7599 hw->mac.type != ixgbe_mac_X550EM_x &&
7600 hw->mac.type != ixgbe_mac_X550EM_a) {
7604 if (udp_tunnel == NULL)
7607 switch (udp_tunnel->prot_type) {
7608 case RTE_TUNNEL_TYPE_VXLAN:
7609 ret = ixgbe_add_vxlan_port(hw, udp_tunnel->udp_port);
7612 case RTE_TUNNEL_TYPE_GENEVE:
7613 case RTE_TUNNEL_TYPE_TEREDO:
7614 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
7619 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7627 /* Remove UDP tunneling port */
7629 ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,
7630 struct rte_eth_udp_tunnel *udp_tunnel)
7633 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7635 if (hw->mac.type != ixgbe_mac_X550 &&
7636 hw->mac.type != ixgbe_mac_X550EM_x &&
7637 hw->mac.type != ixgbe_mac_X550EM_a) {
7641 if (udp_tunnel == NULL)
7644 switch (udp_tunnel->prot_type) {
7645 case RTE_TUNNEL_TYPE_VXLAN:
7646 ret = ixgbe_del_vxlan_port(hw, udp_tunnel->udp_port);
7648 case RTE_TUNNEL_TYPE_GENEVE:
7649 case RTE_TUNNEL_TYPE_TEREDO:
7650 PMD_DRV_LOG(ERR, "Tunnel type is not supported now.");
7654 PMD_DRV_LOG(ERR, "Invalid tunnel type");
7663 ixgbevf_dev_allmulticast_enable(struct rte_eth_dev *dev)
7665 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7667 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_ALLMULTI);
7671 ixgbevf_dev_allmulticast_disable(struct rte_eth_dev *dev)
7673 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7675 hw->mac.ops.update_xcast_mode(hw, IXGBEVF_XCAST_MODE_NONE);
7678 static void ixgbevf_mbx_process(struct rte_eth_dev *dev)
7680 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7683 if (ixgbe_read_mbx(hw, &in_msg, 1, 0))
7686 /* PF reset VF event */
7687 if (in_msg == IXGBE_PF_CONTROL_MSG)
7688 _rte_eth_dev_callback_process(dev, RTE_ETH_EVENT_INTR_RESET, NULL);
7692 ixgbevf_dev_interrupt_get_status(struct rte_eth_dev *dev)
7695 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7696 struct ixgbe_interrupt *intr =
7697 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
7698 ixgbevf_intr_disable(hw);
7700 /* read-on-clear nic registers here */
7701 eicr = IXGBE_READ_REG(hw, IXGBE_VTEICR);
7704 /* only one misc vector supported - mailbox */
7705 eicr &= IXGBE_VTEICR_MASK;
7706 if (eicr == IXGBE_MISC_VEC_ID)
7707 intr->flags |= IXGBE_FLAG_MAILBOX;
7713 ixgbevf_dev_interrupt_action(struct rte_eth_dev *dev)
7715 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7716 struct ixgbe_interrupt *intr =
7717 IXGBE_DEV_PRIVATE_TO_INTR(dev->data->dev_private);
7719 if (intr->flags & IXGBE_FLAG_MAILBOX) {
7720 ixgbevf_mbx_process(dev);
7721 intr->flags &= ~IXGBE_FLAG_MAILBOX;
7724 ixgbevf_intr_enable(hw);
7730 ixgbevf_dev_interrupt_handler(void *param)
7732 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
7734 ixgbevf_dev_interrupt_get_status(dev);
7735 ixgbevf_dev_interrupt_action(dev);
7739 * ixgbe_disable_sec_tx_path_generic - Stops the transmit data path
7740 * @hw: pointer to hardware structure
7742 * Stops the transmit data path and waits for the HW to internally empty
7743 * the Tx security block
7745 int ixgbe_disable_sec_tx_path_generic(struct ixgbe_hw *hw)
7747 #define IXGBE_MAX_SECTX_POLL 40
7752 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
7753 sectxreg |= IXGBE_SECTXCTRL_TX_DIS;
7754 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
7755 for (i = 0; i < IXGBE_MAX_SECTX_POLL; i++) {
7756 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXSTAT);
7757 if (sectxreg & IXGBE_SECTXSTAT_SECTX_RDY)
7759 /* Use interrupt-safe sleep just in case */
7763 /* For informational purposes only */
7764 if (i >= IXGBE_MAX_SECTX_POLL)
7765 PMD_DRV_LOG(DEBUG, "Tx unit being enabled before security "
7766 "path fully disabled. Continuing with init.");
7768 return IXGBE_SUCCESS;
7772 * ixgbe_enable_sec_tx_path_generic - Enables the transmit data path
7773 * @hw: pointer to hardware structure
7775 * Enables the transmit data path.
7777 int ixgbe_enable_sec_tx_path_generic(struct ixgbe_hw *hw)
7781 sectxreg = IXGBE_READ_REG(hw, IXGBE_SECTXCTRL);
7782 sectxreg &= ~IXGBE_SECTXCTRL_TX_DIS;
7783 IXGBE_WRITE_REG(hw, IXGBE_SECTXCTRL, sectxreg);
7784 IXGBE_WRITE_FLUSH(hw);
7786 return IXGBE_SUCCESS;
7789 /* restore n-tuple filter */
7791 ixgbe_ntuple_filter_restore(struct rte_eth_dev *dev)
7793 struct ixgbe_filter_info *filter_info =
7794 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7795 struct ixgbe_5tuple_filter *node;
7797 TAILQ_FOREACH(node, &filter_info->fivetuple_list, entries) {
7798 ixgbe_inject_5tuple_filter(dev, node);
7802 /* restore ethernet type filter */
7804 ixgbe_ethertype_filter_restore(struct rte_eth_dev *dev)
7806 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7807 struct ixgbe_filter_info *filter_info =
7808 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7811 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
7812 if (filter_info->ethertype_mask & (1 << i)) {
7813 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i),
7814 filter_info->ethertype_filters[i].etqf);
7815 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i),
7816 filter_info->ethertype_filters[i].etqs);
7817 IXGBE_WRITE_FLUSH(hw);
7822 /* restore SYN filter */
7824 ixgbe_syn_filter_restore(struct rte_eth_dev *dev)
7826 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7827 struct ixgbe_filter_info *filter_info =
7828 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7831 synqf = filter_info->syn_info;
7833 if (synqf & IXGBE_SYN_FILTER_ENABLE) {
7834 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, synqf);
7835 IXGBE_WRITE_FLUSH(hw);
7839 /* restore L2 tunnel filter */
7841 ixgbe_l2_tn_filter_restore(struct rte_eth_dev *dev)
7843 struct ixgbe_l2_tn_info *l2_tn_info =
7844 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7845 struct ixgbe_l2_tn_filter *node;
7846 struct rte_eth_l2_tunnel_conf l2_tn_conf;
7848 TAILQ_FOREACH(node, &l2_tn_info->l2_tn_list, entries) {
7849 l2_tn_conf.l2_tunnel_type = node->key.l2_tn_type;
7850 l2_tn_conf.tunnel_id = node->key.tn_id;
7851 l2_tn_conf.pool = node->pool;
7852 (void)ixgbe_dev_l2_tunnel_filter_add(dev, &l2_tn_conf, TRUE);
7857 ixgbe_filter_restore(struct rte_eth_dev *dev)
7859 ixgbe_ntuple_filter_restore(dev);
7860 ixgbe_ethertype_filter_restore(dev);
7861 ixgbe_syn_filter_restore(dev);
7862 ixgbe_fdir_filter_restore(dev);
7863 ixgbe_l2_tn_filter_restore(dev);
7869 ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev)
7871 struct ixgbe_l2_tn_info *l2_tn_info =
7872 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7873 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7875 if (l2_tn_info->e_tag_en)
7876 (void)ixgbe_e_tag_enable(hw);
7878 if (l2_tn_info->e_tag_fwd_en)
7879 (void)ixgbe_e_tag_forwarding_en_dis(dev, 1);
7881 (void)ixgbe_update_e_tag_eth_type(hw, l2_tn_info->e_tag_ether_type);
7884 /* remove all the n-tuple filters */
7886 ixgbe_clear_all_ntuple_filter(struct rte_eth_dev *dev)
7888 struct ixgbe_filter_info *filter_info =
7889 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7890 struct ixgbe_5tuple_filter *p_5tuple;
7892 while ((p_5tuple = TAILQ_FIRST(&filter_info->fivetuple_list)))
7893 ixgbe_remove_5tuple_filter(dev, p_5tuple);
7896 /* remove all the ether type filters */
7898 ixgbe_clear_all_ethertype_filter(struct rte_eth_dev *dev)
7900 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7901 struct ixgbe_filter_info *filter_info =
7902 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7905 for (i = 0; i < IXGBE_MAX_ETQF_FILTERS; i++) {
7906 if (filter_info->ethertype_mask & (1 << i) &&
7907 !filter_info->ethertype_filters[i].conf) {
7908 (void)ixgbe_ethertype_filter_remove(filter_info,
7910 IXGBE_WRITE_REG(hw, IXGBE_ETQF(i), 0);
7911 IXGBE_WRITE_REG(hw, IXGBE_ETQS(i), 0);
7912 IXGBE_WRITE_FLUSH(hw);
7917 /* remove the SYN filter */
7919 ixgbe_clear_syn_filter(struct rte_eth_dev *dev)
7921 struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
7922 struct ixgbe_filter_info *filter_info =
7923 IXGBE_DEV_PRIVATE_TO_FILTER_INFO(dev->data->dev_private);
7925 if (filter_info->syn_info & IXGBE_SYN_FILTER_ENABLE) {
7926 filter_info->syn_info = 0;
7928 IXGBE_WRITE_REG(hw, IXGBE_SYNQF, 0);
7929 IXGBE_WRITE_FLUSH(hw);
7933 /* remove all the L2 tunnel filters */
7935 ixgbe_clear_all_l2_tn_filter(struct rte_eth_dev *dev)
7937 struct ixgbe_l2_tn_info *l2_tn_info =
7938 IXGBE_DEV_PRIVATE_TO_L2_TN_INFO(dev->data->dev_private);
7939 struct ixgbe_l2_tn_filter *l2_tn_filter;
7940 struct rte_eth_l2_tunnel_conf l2_tn_conf;
7943 while ((l2_tn_filter = TAILQ_FIRST(&l2_tn_info->l2_tn_list))) {
7944 l2_tn_conf.l2_tunnel_type = l2_tn_filter->key.l2_tn_type;
7945 l2_tn_conf.tunnel_id = l2_tn_filter->key.tn_id;
7946 l2_tn_conf.pool = l2_tn_filter->pool;
7947 ret = ixgbe_dev_l2_tunnel_filter_del(dev, &l2_tn_conf);
7955 RTE_PMD_REGISTER_PCI(net_ixgbe, rte_ixgbe_pmd);
7956 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe, pci_id_ixgbe_map);
7957 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe, "* igb_uio | uio_pci_generic | vfio");
7958 RTE_PMD_REGISTER_PCI(net_ixgbe_vf, rte_ixgbevf_pmd);
7959 RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe_vf, pci_id_ixgbevf_map);
7960 RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe_vf, "* igb_uio | vfio");