4 * Copyright(c) 2017 Cavium, Inc.. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Cavium, Inc. nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER(S) OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <rte_ethdev.h>
35 #include <rte_cycles.h>
36 #include <rte_malloc.h>
39 #include "lio_23xx_vf.h"
40 #include "lio_23xx_reg.h"
44 cn23xx_vf_reset_io_queues(struct lio_device *lio_dev, uint32_t num_queues)
46 uint32_t loop = CN23XX_VF_BUSY_READING_REG_LOOP_COUNT;
50 PMD_INIT_FUNC_TRACE();
52 for (q_no = 0; q_no < num_queues; q_no++) {
53 /* set RST bit to 1. This bit applies to both IQ and OQ */
54 d64 = lio_read_csr64(lio_dev,
55 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
56 d64 = d64 | CN23XX_PKT_INPUT_CTL_RST;
57 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(q_no),
61 /* wait until the RST bit is clear or the RST and QUIET bits are set */
62 for (q_no = 0; q_no < num_queues; q_no++) {
63 volatile uint64_t reg_val;
65 reg_val = lio_read_csr64(lio_dev,
66 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
67 while ((reg_val & CN23XX_PKT_INPUT_CTL_RST) &&
68 !(reg_val & CN23XX_PKT_INPUT_CTL_QUIET) &&
70 reg_val = lio_read_csr64(
72 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
78 "clearing the reset reg failed or setting the quiet reg failed for qno: %lu\n",
83 reg_val = reg_val & ~CN23XX_PKT_INPUT_CTL_RST;
84 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(q_no),
87 reg_val = lio_read_csr64(
88 lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
89 if (reg_val & CN23XX_PKT_INPUT_CTL_RST) {
91 "clearing the reset failed for qno: %lu\n",
101 cn23xx_vf_setup_global_input_regs(struct lio_device *lio_dev)
106 PMD_INIT_FUNC_TRACE();
108 if (cn23xx_vf_reset_io_queues(lio_dev,
109 lio_dev->sriov_info.rings_per_vf))
112 for (q_no = 0; q_no < (lio_dev->sriov_info.rings_per_vf); q_no++) {
113 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_DOORBELL(q_no),
116 d64 = lio_read_csr64(lio_dev,
117 CN23XX_SLI_IQ_INSTR_COUNT64(q_no));
119 d64 &= 0xEFFFFFFFFFFFFFFFL;
121 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_INSTR_COUNT64(q_no),
124 /* Select ES, RO, NS, RDSIZE,DPTR Fomat#0 for
127 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(q_no),
128 CN23XX_PKT_INPUT_CTL_MASK);
135 cn23xx_vf_setup_global_output_regs(struct lio_device *lio_dev)
140 PMD_INIT_FUNC_TRACE();
142 for (q_no = 0; q_no < lio_dev->sriov_info.rings_per_vf; q_no++) {
143 lio_write_csr(lio_dev, CN23XX_SLI_OQ_PKTS_CREDIT(q_no),
147 lio_read_csr(lio_dev, CN23XX_SLI_OQ_PKTS_SENT(q_no));
149 reg_val &= 0xEFFFFFFFFFFFFFFFL;
152 lio_read_csr(lio_dev, CN23XX_SLI_OQ_PKT_CONTROL(q_no));
154 /* set IPTR & DPTR */
156 (CN23XX_PKT_OUTPUT_CTL_IPTR | CN23XX_PKT_OUTPUT_CTL_DPTR);
159 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_BMODE);
161 /* No Relaxed Ordering, No Snoop, 64-bit Byte swap
162 * for Output Queue Scatter List
165 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_ROR_P);
166 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_NSR_P);
168 #if RTE_BYTE_ORDER == RTE_LITTLE_ENDIAN
169 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_ES_P);
170 #elif RTE_BYTE_ORDER == RTE_BIG_ENDIAN
171 reg_val |= (CN23XX_PKT_OUTPUT_CTL_ES_P);
173 /* No Relaxed Ordering, No Snoop, 64-bit Byte swap
174 * for Output Queue Data
177 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_ROR);
178 reg_val &= ~(CN23XX_PKT_OUTPUT_CTL_NSR);
180 reg_val |= (CN23XX_PKT_OUTPUT_CTL_ES);
182 /* write all the selected settings */
183 lio_write_csr(lio_dev, CN23XX_SLI_OQ_PKT_CONTROL(q_no),
189 cn23xx_vf_setup_device_regs(struct lio_device *lio_dev)
191 PMD_INIT_FUNC_TRACE();
193 if (cn23xx_vf_setup_global_input_regs(lio_dev))
196 cn23xx_vf_setup_global_output_regs(lio_dev);
202 cn23xx_vf_setup_iq_regs(struct lio_device *lio_dev, uint32_t iq_no)
204 struct lio_instr_queue *iq = lio_dev->instr_queue[iq_no];
205 uint64_t pkt_in_done = 0;
207 PMD_INIT_FUNC_TRACE();
209 /* Write the start of the input queue's ring and its size */
210 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_BASE_ADDR64(iq_no),
212 lio_write_csr(lio_dev, CN23XX_SLI_IQ_SIZE(iq_no), iq->max_count);
214 /* Remember the doorbell & instruction count register addr
217 iq->doorbell_reg = (uint8_t *)lio_dev->hw_addr +
218 CN23XX_SLI_IQ_DOORBELL(iq_no);
219 iq->inst_cnt_reg = (uint8_t *)lio_dev->hw_addr +
220 CN23XX_SLI_IQ_INSTR_COUNT64(iq_no);
221 lio_dev_dbg(lio_dev, "InstQ[%d]:dbell reg @ 0x%p instcnt_reg @ 0x%p\n",
222 iq_no, iq->doorbell_reg, iq->inst_cnt_reg);
224 /* Store the current instruction counter (used in flush_iq
227 pkt_in_done = rte_read64(iq->inst_cnt_reg);
229 /* Clear the count by writing back what we read, but don't
230 * enable data traffic here
232 rte_write64(pkt_in_done, iq->inst_cnt_reg);
236 cn23xx_vf_free_mbox(struct lio_device *lio_dev)
238 PMD_INIT_FUNC_TRACE();
240 rte_free(lio_dev->mbox[0]);
241 lio_dev->mbox[0] = NULL;
243 rte_free(lio_dev->mbox);
244 lio_dev->mbox = NULL;
248 cn23xx_vf_setup_mbox(struct lio_device *lio_dev)
250 struct lio_mbox *mbox;
252 PMD_INIT_FUNC_TRACE();
254 if (lio_dev->mbox == NULL) {
255 lio_dev->mbox = rte_zmalloc(NULL, sizeof(void *), 0);
256 if (lio_dev->mbox == NULL)
260 mbox = rte_zmalloc(NULL, sizeof(struct lio_mbox), 0);
262 rte_free(lio_dev->mbox);
263 lio_dev->mbox = NULL;
267 rte_spinlock_init(&mbox->lock);
269 mbox->lio_dev = lio_dev;
273 mbox->state = LIO_MBOX_STATE_IDLE;
275 /* VF mbox interrupt reg */
276 mbox->mbox_int_reg = (uint8_t *)lio_dev->hw_addr +
277 CN23XX_VF_SLI_PKT_MBOX_INT(0);
278 /* VF reads from SIG0 reg */
279 mbox->mbox_read_reg = (uint8_t *)lio_dev->hw_addr +
280 CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 0);
281 /* VF writes into SIG1 reg */
282 mbox->mbox_write_reg = (uint8_t *)lio_dev->hw_addr +
283 CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 1);
285 lio_dev->mbox[0] = mbox;
287 rte_write64(LIO_PFVFSIG, mbox->mbox_read_reg);
293 cn23xx_vf_ask_pf_to_do_flr(struct lio_device *lio_dev)
295 struct lio_mbox_cmd mbox_cmd;
297 mbox_cmd.msg.mbox_msg64 = 0;
298 mbox_cmd.msg.s.type = LIO_MBOX_REQUEST;
299 mbox_cmd.msg.s.resp_needed = 0;
300 mbox_cmd.msg.s.cmd = LIO_VF_FLR_REQUEST;
301 mbox_cmd.msg.s.len = 1;
303 mbox_cmd.recv_len = 0;
304 mbox_cmd.recv_status = 0;
308 lio_mbox_write(lio_dev, &mbox_cmd);
312 cn23xx_pfvf_hs_callback(struct lio_device *lio_dev,
313 struct lio_mbox_cmd *cmd, void *arg)
317 PMD_INIT_FUNC_TRACE();
319 rte_memcpy((uint8_t *)&lio_dev->pfvf_hsword, cmd->msg.s.params, 6);
320 if (cmd->recv_len > 1) {
321 struct lio_version *lio_ver = (struct lio_version *)cmd->data;
323 major = lio_ver->major;
327 rte_atomic64_set((rte_atomic64_t *)arg, major | 1);
331 cn23xx_pfvf_handshake(struct lio_device *lio_dev)
333 struct lio_mbox_cmd mbox_cmd;
334 struct lio_version *lio_ver = (struct lio_version *)&mbox_cmd.data[0];
335 uint32_t q_no, count = 0;
336 rte_atomic64_t status;
341 PMD_INIT_FUNC_TRACE();
343 /* Sending VF_ACTIVE indication to the PF driver */
344 lio_dev_dbg(lio_dev, "requesting info from PF\n");
346 mbox_cmd.msg.mbox_msg64 = 0;
347 mbox_cmd.msg.s.type = LIO_MBOX_REQUEST;
348 mbox_cmd.msg.s.resp_needed = 1;
349 mbox_cmd.msg.s.cmd = LIO_VF_ACTIVE;
350 mbox_cmd.msg.s.len = 2;
351 mbox_cmd.data[0] = 0;
352 lio_ver->major = LIO_BASE_MAJOR_VERSION;
353 lio_ver->minor = LIO_BASE_MINOR_VERSION;
354 lio_ver->micro = LIO_BASE_MICRO_VERSION;
356 mbox_cmd.recv_len = 0;
357 mbox_cmd.recv_status = 0;
358 mbox_cmd.fn = (lio_mbox_callback)cn23xx_pfvf_hs_callback;
359 mbox_cmd.fn_arg = (void *)&status;
361 if (lio_mbox_write(lio_dev, &mbox_cmd)) {
362 lio_dev_err(lio_dev, "Write to mailbox failed\n");
366 rte_atomic64_set(&status, 0);
370 } while ((rte_atomic64_read(&status) == 0) && (count++ < 10000));
372 ret = rte_atomic64_read(&status);
374 lio_dev_err(lio_dev, "cn23xx_pfvf_handshake timeout\n");
378 for (q_no = 0; q_no < lio_dev->num_iqs; q_no++)
379 lio_dev->instr_queue[q_no]->txpciq.s.pkind =
380 lio_dev->pfvf_hsword.pkind;
382 vfmajor = LIO_BASE_MAJOR_VERSION;
384 if (pfmajor != vfmajor) {
386 "VF LiquidIO driver (major version %d) is not compatible with LiquidIO PF driver (major version %d)\n",
391 "VF LiquidIO driver (major version %d), LiquidIO PF driver (major version %d)\n",
396 lio_dev_dbg(lio_dev, "got data from PF pkind is %d\n",
397 lio_dev->pfvf_hsword.pkind);
403 cn23xx_vf_handle_mbox(struct lio_device *lio_dev)
405 uint64_t mbox_int_val;
407 /* read and clear by writing 1 */
408 mbox_int_val = rte_read64(lio_dev->mbox[0]->mbox_int_reg);
409 rte_write64(mbox_int_val, lio_dev->mbox[0]->mbox_int_reg);
410 if (lio_mbox_read(lio_dev->mbox[0]))
411 lio_mbox_process_message(lio_dev->mbox[0]);
415 cn23xx_vf_setup_device(struct lio_device *lio_dev)
419 PMD_INIT_FUNC_TRACE();
421 /* INPUT_CONTROL[RPVF] gives the VF IOq count */
422 reg_val = lio_read_csr64(lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(0));
424 lio_dev->pf_num = (reg_val >> CN23XX_PKT_INPUT_CTL_PF_NUM_POS) &
425 CN23XX_PKT_INPUT_CTL_PF_NUM_MASK;
426 lio_dev->vf_num = (reg_val >> CN23XX_PKT_INPUT_CTL_VF_NUM_POS) &
427 CN23XX_PKT_INPUT_CTL_VF_NUM_MASK;
429 reg_val = reg_val >> CN23XX_PKT_INPUT_CTL_RPVF_POS;
431 lio_dev->sriov_info.rings_per_vf =
432 reg_val & CN23XX_PKT_INPUT_CTL_RPVF_MASK;
434 lio_dev->default_config = lio_get_conf(lio_dev);
435 if (lio_dev->default_config == NULL)
438 lio_dev->fn_list.setup_iq_regs = cn23xx_vf_setup_iq_regs;
439 lio_dev->fn_list.setup_mbox = cn23xx_vf_setup_mbox;
440 lio_dev->fn_list.free_mbox = cn23xx_vf_free_mbox;
442 lio_dev->fn_list.setup_device_regs = cn23xx_vf_setup_device_regs;
448 cn23xx_vf_set_io_queues_off(struct lio_device *lio_dev)
450 uint32_t loop = CN23XX_VF_BUSY_READING_REG_LOOP_COUNT;
453 /* Disable the i/p and o/p queues for this Octeon.
454 * IOQs will already be in reset.
455 * If RST bit is set, wait for Quiet bit to be set
456 * Once Quiet bit is set, clear the RST bit
458 PMD_INIT_FUNC_TRACE();
460 for (q_no = 0; q_no < lio_dev->sriov_info.rings_per_vf; q_no++) {
461 volatile uint64_t reg_val;
463 reg_val = lio_read_csr64(lio_dev,
464 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
465 while ((reg_val & CN23XX_PKT_INPUT_CTL_RST) && !(reg_val &
466 CN23XX_PKT_INPUT_CTL_QUIET) && loop) {
467 reg_val = lio_read_csr64(
469 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
475 "clearing the reset reg failed or setting the quiet reg failed for qno %lu\n",
476 (unsigned long)q_no);
480 reg_val = reg_val & ~CN23XX_PKT_INPUT_CTL_RST;
481 lio_write_csr64(lio_dev, CN23XX_SLI_IQ_PKT_CONTROL64(q_no),
484 reg_val = lio_read_csr64(lio_dev,
485 CN23XX_SLI_IQ_PKT_CONTROL64(q_no));
486 if (reg_val & CN23XX_PKT_INPUT_CTL_RST) {
487 lio_dev_err(lio_dev, "unable to reset qno %lu\n",
488 (unsigned long)q_no);