4 * Copyright 2017 6WIND S.A.
5 * Copyright 2017 Mellanox
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of 6WIND S.A. nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 * Interrupts handling for mlx4 driver.
44 /* Verbs headers do not support -pedantic. */
46 #pragma GCC diagnostic ignored "-Wpedantic"
48 #include <infiniband/verbs.h>
50 #pragma GCC diagnostic error "-Wpedantic"
53 #include <rte_alarm.h>
54 #include <rte_errno.h>
55 #include <rte_ethdev.h>
56 #include <rte_interrupts.h>
59 #include "mlx4_rxtx.h"
60 #include "mlx4_utils.h"
62 static void mlx4_link_status_alarm(struct priv *priv);
65 * Clean up Rx interrupts handler.
68 * Pointer to private structure.
71 mlx4_rx_intr_vec_disable(struct priv *priv)
73 struct rte_intr_handle *intr_handle = &priv->intr_handle;
75 rte_intr_free_epoll_fd(intr_handle);
76 free(intr_handle->intr_vec);
77 intr_handle->nb_efd = 0;
78 intr_handle->intr_vec = NULL;
82 * Allocate queue vector and fill epoll fd list for Rx interrupts.
85 * Pointer to private structure.
88 * 0 on success, negative errno value otherwise and rte_errno is set.
91 mlx4_rx_intr_vec_enable(struct priv *priv)
94 unsigned int rxqs_n = priv->dev->data->nb_rx_queues;
95 unsigned int n = RTE_MIN(rxqs_n, (uint32_t)RTE_MAX_RXTX_INTR_VEC_ID);
96 unsigned int count = 0;
97 struct rte_intr_handle *intr_handle = &priv->intr_handle;
99 mlx4_rx_intr_vec_disable(priv);
100 intr_handle->intr_vec = malloc(sizeof(intr_handle->intr_vec[rxqs_n]));
101 if (intr_handle->intr_vec == NULL) {
103 ERROR("failed to allocate memory for interrupt vector,"
104 " Rx interrupts will not be supported");
107 for (i = 0; i != n; ++i) {
108 struct rxq *rxq = priv->dev->data->rx_queues[i];
110 /* Skip queues that cannot request interrupts. */
111 if (!rxq || !rxq->channel) {
112 /* Use invalid intr_vec[] index to disable entry. */
113 intr_handle->intr_vec[i] =
114 RTE_INTR_VEC_RXTX_OFFSET +
115 RTE_MAX_RXTX_INTR_VEC_ID;
118 if (count >= RTE_MAX_RXTX_INTR_VEC_ID) {
120 ERROR("too many Rx queues for interrupt vector size"
121 " (%d), Rx interrupts cannot be enabled",
122 RTE_MAX_RXTX_INTR_VEC_ID);
123 mlx4_rx_intr_vec_disable(priv);
126 intr_handle->intr_vec[i] = RTE_INTR_VEC_RXTX_OFFSET + count;
127 intr_handle->efds[count] = rxq->channel->fd;
131 mlx4_rx_intr_vec_disable(priv);
133 intr_handle->nb_efd = count;
138 * Collect interrupt events.
141 * Pointer to private structure.
143 * Pointer to event flags holder.
149 mlx4_collect_interrupt_events(struct priv *priv, uint32_t *events)
151 struct ibv_async_event event;
153 struct rte_eth_link *link = &priv->dev->data->dev_link;
154 const struct rte_intr_conf *const intr_conf =
155 &priv->dev->data->dev_conf.intr_conf;
159 /* Read all message and acknowledge them. */
161 if (ibv_get_async_event(priv->ctx, &event))
163 switch (event.event_type) {
164 case IBV_EVENT_PORT_ACTIVE:
165 case IBV_EVENT_PORT_ERR:
171 case IBV_EVENT_DEVICE_FATAL:
174 *events |= (1 << RTE_ETH_EVENT_INTR_RMV);
178 DEBUG("event type %d on port %d not handled",
179 event.event_type, event.element.port_num);
181 ibv_ack_async_event(&event);
185 mlx4_link_update(priv->dev, 0);
186 if (((link->link_speed == 0) && link->link_status) ||
187 ((link->link_speed != 0) && !link->link_status)) {
188 if (!priv->intr_alarm) {
189 /* Inconsistent status, check again later. */
190 priv->intr_alarm = 1;
191 rte_eal_alarm_set(MLX4_INTR_ALARM_TIMEOUT,
193 mlx4_link_status_alarm,
197 *events |= (1 << RTE_ETH_EVENT_INTR_LSC);
203 * Process scheduled link status check.
206 * Pointer to private structure.
209 mlx4_link_status_alarm(struct priv *priv)
214 assert(priv->intr_alarm == 1);
215 priv->intr_alarm = 0;
216 ret = mlx4_collect_interrupt_events(priv, &events);
217 if (ret > 0 && events & (1 << RTE_ETH_EVENT_INTR_LSC))
218 _rte_eth_dev_callback_process(priv->dev,
219 RTE_ETH_EVENT_INTR_LSC,
224 * Handle interrupts from the NIC.
227 * Pointer to private structure.
230 mlx4_interrupt_handler(struct priv *priv)
236 ret = mlx4_collect_interrupt_events(priv, &ev);
238 for (i = RTE_ETH_EVENT_UNKNOWN;
239 i < RTE_ETH_EVENT_MAX;
243 _rte_eth_dev_callback_process(priv->dev, i,
249 WARN("%d event%s not processed", ret,
250 (ret > 1 ? "s were" : " was"));
255 * Uninstall interrupt handler.
258 * Pointer to private structure.
261 * 0 on success, negative errno value otherwise and rte_errno is set.
264 mlx4_intr_uninstall(struct priv *priv)
266 int err = rte_errno; /* Make sure rte_errno remains unchanged. */
268 if (priv->intr_handle.fd != -1) {
269 rte_intr_callback_unregister(&priv->intr_handle,
271 mlx4_interrupt_handler,
273 priv->intr_handle.fd = -1;
275 rte_eal_alarm_cancel((void (*)(void *))mlx4_link_status_alarm, priv);
276 priv->intr_alarm = 0;
277 mlx4_rx_intr_vec_disable(priv);
283 * Install interrupt handler.
286 * Pointer to private structure.
289 * 0 on success, negative errno value otherwise and rte_errno is set.
292 mlx4_intr_install(struct priv *priv)
294 const struct rte_intr_conf *const intr_conf =
295 &priv->dev->data->dev_conf.intr_conf;
298 mlx4_intr_uninstall(priv);
299 if (intr_conf->rxq && mlx4_rx_intr_vec_enable(priv) < 0)
301 if (intr_conf->lsc | intr_conf->rmv) {
302 priv->intr_handle.fd = priv->ctx->async_fd;
303 rc = rte_intr_callback_register(&priv->intr_handle,
305 mlx4_interrupt_handler,
314 mlx4_intr_uninstall(priv);
319 * DPDK callback for Rx queue interrupt disable.
322 * Pointer to Ethernet device structure.
327 * 0 on success, negative errno value otherwise and rte_errno is set.
330 mlx4_rx_intr_disable(struct rte_eth_dev *dev, uint16_t idx)
332 struct rxq *rxq = dev->data->rx_queues[idx];
333 struct ibv_cq *ev_cq;
337 if (!rxq || !rxq->channel) {
340 ret = ibv_get_cq_event(rxq->cq->channel, &ev_cq, &ev_ctx);
341 if (ret || ev_cq != rxq->cq)
346 WARN("unable to disable interrupt on rx queue %d",
349 ibv_ack_cq_events(rxq->cq, 1);
355 * DPDK callback for Rx queue interrupt enable.
358 * Pointer to Ethernet device structure.
363 * 0 on success, negative errno value otherwise and rte_errno is set.
366 mlx4_rx_intr_enable(struct rte_eth_dev *dev, uint16_t idx)
368 struct rxq *rxq = dev->data->rx_queues[idx];
371 if (!rxq || !rxq->channel)
374 ret = ibv_req_notify_cq(rxq->cq, 0);
377 WARN("unable to arm interrupt on rx queue %d", idx);