4 * Copyright 2017 6WIND S.A.
5 * Copyright 2017 Mellanox
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of 6WIND S.A. nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38 #include <sys/queue.h>
40 /* Verbs headers do not support -pedantic. */
42 #pragma GCC diagnostic ignored "-Wpedantic"
44 #include <infiniband/mlx4dv.h>
45 #include <infiniband/verbs.h>
47 #pragma GCC diagnostic error "-Wpedantic"
50 #include <rte_ethdev.h>
52 #include <rte_mempool.h>
57 /** Rx queue counters. */
58 struct mlx4_rxq_stats {
59 unsigned int idx; /**< Mapping index. */
60 uint64_t ipackets; /**< Total of successfully received packets. */
61 uint64_t ibytes; /**< Total of successfully received bytes. */
62 uint64_t idropped; /**< Total of packets dropped when Rx ring full. */
63 uint64_t rx_nombuf; /**< Total of Rx mbuf allocation failures. */
66 /** Rx queue descriptor. */
68 struct priv *priv; /**< Back pointer to private data. */
69 struct rte_mempool *mp; /**< Memory pool for allocations. */
70 struct mlx4_mr *mr; /**< Memory region. */
71 struct ibv_cq *cq; /**< Completion queue. */
72 struct ibv_wq *wq; /**< Work queue. */
73 struct ibv_comp_channel *channel; /**< Rx completion channel. */
74 uint16_t rq_ci; /**< Saved RQ consumer index. */
75 uint16_t port_id; /**< Port ID for incoming packets. */
76 uint16_t sges_n; /**< Number of segments per packet (log2 value). */
77 uint16_t elts_n; /**< Mbuf queue size (log2 value). */
78 struct rte_mbuf *(*elts)[]; /**< Rx elements. */
79 volatile struct mlx4_wqe_data_seg (*wqes)[]; /**< HW queue entries. */
80 volatile uint32_t *rq_db; /**< RQ doorbell record. */
81 uint32_t csum:1; /**< Enable checksum offloading. */
82 uint32_t csum_l2tun:1; /**< Same for L2 tunnels. */
83 uint32_t l2tun_offload:1; /**< L2 tunnel offload is enabled. */
84 struct mlx4_cq mcq; /**< Info for directly manipulating the CQ. */
85 struct mlx4_rxq_stats stats; /**< Rx queue counters. */
86 unsigned int socket; /**< CPU socket ID for allocations. */
87 uint32_t usecnt; /**< Number of users relying on queue resources. */
88 uint8_t data[]; /**< Remaining queue resources. */
91 /** Shared flow target for Rx queues. */
93 LIST_ENTRY(mlx4_rss) next; /**< Next entry in list. */
94 struct priv *priv; /**< Back pointer to private data. */
95 uint32_t refcnt; /**< Reference count for this object. */
96 uint32_t usecnt; /**< Number of users relying on @p qp and @p ind. */
97 struct ibv_qp *qp; /**< Queue pair. */
98 struct ibv_rwq_ind_table *ind; /**< Indirection table. */
99 uint64_t fields; /**< Fields for RSS processing (Verbs format). */
100 uint8_t key[MLX4_RSS_HASH_KEY_SIZE]; /**< Hash key to use. */
101 uint16_t queues; /**< Number of target queues. */
102 uint16_t queue_id[]; /**< Target queues. */
107 struct rte_mbuf *buf; /**< Buffer. */
110 /** Rx queue counters. */
111 struct mlx4_txq_stats {
112 unsigned int idx; /**< Mapping index. */
113 uint64_t opackets; /**< Total of successfully sent packets. */
114 uint64_t obytes; /**< Total of successfully sent bytes. */
115 uint64_t odropped; /**< Total of packets not sent when Tx ring full. */
118 /** Tx queue descriptor. */
120 struct mlx4_sq msq; /**< Info for directly manipulating the SQ. */
121 struct mlx4_cq mcq; /**< Info for directly manipulating the CQ. */
122 unsigned int elts_head; /**< Current index in (*elts)[]. */
123 unsigned int elts_tail; /**< First element awaiting completion. */
124 unsigned int elts_comp; /**< Number of packets awaiting completion. */
125 int elts_comp_cd; /**< Countdown for next completion. */
126 unsigned int elts_comp_cd_init; /**< Initial value for countdown. */
127 unsigned int elts_n; /**< (*elts)[] length. */
128 struct txq_elt (*elts)[]; /**< Tx elements. */
129 struct mlx4_txq_stats stats; /**< Tx queue counters. */
130 uint32_t max_inline; /**< Max inline send size. */
131 uint32_t csum:1; /**< Enable checksum offloading. */
132 uint32_t csum_l2tun:1; /**< Same for L2 tunnels. */
133 uint32_t lb:1; /**< Whether packets should be looped back by eSwitch. */
135 /**< Memory used for storing the first DWORD of data TXBBs. */
137 const struct rte_mempool *mp; /**< Cached memory pool. */
138 struct mlx4_mr *mr; /**< Memory region (for mp). */
139 uint32_t lkey; /**< mr->lkey copy. */
140 } mp2mr[MLX4_PMD_TX_MP_CACHE]; /**< MP to MR translation table. */
141 struct priv *priv; /**< Back pointer to private data. */
142 unsigned int socket; /**< CPU socket ID for allocations. */
143 struct ibv_cq *cq; /**< Completion queue. */
144 struct ibv_qp *qp; /**< Queue pair. */
145 uint8_t data[]; /**< Remaining queue resources. */
150 uint8_t mlx4_rss_hash_key_default[MLX4_RSS_HASH_KEY_SIZE];
151 int mlx4_rss_init(struct priv *priv);
152 void mlx4_rss_deinit(struct priv *priv);
153 struct mlx4_rss *mlx4_rss_get(struct priv *priv, uint64_t fields,
154 uint8_t key[MLX4_RSS_HASH_KEY_SIZE],
155 uint16_t queues, const uint16_t queue_id[]);
156 void mlx4_rss_put(struct mlx4_rss *rss);
157 int mlx4_rss_attach(struct mlx4_rss *rss);
158 void mlx4_rss_detach(struct mlx4_rss *rss);
159 int mlx4_rxq_attach(struct rxq *rxq);
160 void mlx4_rxq_detach(struct rxq *rxq);
161 int mlx4_rx_queue_setup(struct rte_eth_dev *dev, uint16_t idx,
162 uint16_t desc, unsigned int socket,
163 const struct rte_eth_rxconf *conf,
164 struct rte_mempool *mp);
165 void mlx4_rx_queue_release(void *dpdk_rxq);
169 uint16_t mlx4_tx_burst(void *dpdk_txq, struct rte_mbuf **pkts,
171 uint16_t mlx4_rx_burst(void *dpdk_rxq, struct rte_mbuf **pkts,
173 uint16_t mlx4_tx_burst_removed(void *dpdk_txq, struct rte_mbuf **pkts,
175 uint16_t mlx4_rx_burst_removed(void *dpdk_rxq, struct rte_mbuf **pkts,
180 int mlx4_tx_queue_setup(struct rte_eth_dev *dev, uint16_t idx,
181 uint16_t desc, unsigned int socket,
182 const struct rte_eth_txconf *conf);
183 void mlx4_tx_queue_release(void *dpdk_txq);
186 * Get memory region (MR) <-> memory pool (MP) association from txq->mp2mr[].
187 * Call mlx4_txq_add_mr() if MP is not registered yet.
190 * Pointer to Tx queue structure.
192 * Memory pool for which a memory region lkey must be returned.
195 * mr->lkey on success, (uint32_t)-1 on failure.
197 static inline uint32_t
198 mlx4_txq_mp2mr(struct txq *txq, struct rte_mempool *mp)
202 for (i = 0; (i != RTE_DIM(txq->mp2mr)); ++i) {
203 if (unlikely(txq->mp2mr[i].mp == NULL)) {
204 /* Unknown MP, add a new MR for it. */
207 if (txq->mp2mr[i].mp == mp) {
209 return txq->mp2mr[i].lkey;
212 return mlx4_txq_add_mr(txq, mp, i);
215 #endif /* MLX4_RXTX_H_ */