4 * Copyright 2015 6WIND S.A.
5 * Copyright 2015 Mellanox.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of 6WIND S.A. nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #ifndef RTE_PMD_MLX5_RXTX_H_
35 #define RTE_PMD_MLX5_RXTX_H_
39 #include <sys/queue.h>
42 /* ISO C doesn't support unnamed structs/unions, disabling -pedantic. */
44 #pragma GCC diagnostic ignored "-Wpedantic"
46 #include <infiniband/verbs.h>
47 #include <infiniband/mlx5dv.h>
49 #pragma GCC diagnostic error "-Wpedantic"
53 #include <rte_mempool.h>
54 #include <rte_common.h>
55 #include <rte_hexdump.h>
56 #include <rte_atomic.h>
58 #include "mlx5_utils.h"
60 #include "mlx5_autoconf.h"
61 #include "mlx5_defs.h"
64 struct mlx5_rxq_stats {
65 unsigned int idx; /**< Mapping index. */
66 #ifdef MLX5_PMD_SOFT_COUNTERS
67 uint64_t ipackets; /**< Total of successfully received packets. */
68 uint64_t ibytes; /**< Total of successfully received bytes. */
70 uint64_t idropped; /**< Total of packets dropped when RX ring full. */
71 uint64_t rx_nombuf; /**< Total of RX mbuf allocation failures. */
74 struct mlx5_txq_stats {
75 unsigned int idx; /**< Mapping index. */
76 #ifdef MLX5_PMD_SOFT_COUNTERS
77 uint64_t opackets; /**< Total of successfully sent packets. */
78 uint64_t obytes; /**< Total of successfully sent bytes. */
80 uint64_t oerrors; /**< Total number of failed transmitted packets. */
85 /* Memory region queue object. */
87 LIST_ENTRY(mlx5_mr) next; /**< Pointer to the next element. */
88 rte_atomic32_t refcnt; /*<< Reference counter. */
89 uint32_t lkey; /*<< rte_cpu_to_be_32(mr->lkey) */
90 uintptr_t start; /* Start address of MR */
91 uintptr_t end; /* End address of MR */
92 struct ibv_mr *mr; /*<< Memory Region. */
93 struct rte_mempool *mp; /*<< Memory Pool. */
96 /* Compressed CQE context. */
98 uint16_t ai; /* Array index. */
99 uint16_t ca; /* Current array index. */
100 uint16_t na; /* Next array index. */
101 uint16_t cq_ci; /* The next CQE. */
102 uint32_t cqe_cnt; /* Number of CQEs. */
105 /* RX queue descriptor. */
106 struct mlx5_rxq_data {
107 unsigned int csum:1; /* Enable checksum offloading. */
108 unsigned int csum_l2tun:1; /* Same for L2 tunnels. */
109 unsigned int vlan_strip:1; /* Enable VLAN stripping. */
110 unsigned int crc_present:1; /* CRC must be subtracted. */
111 unsigned int sges_n:2; /* Log 2 of SGEs (max buffers per packet). */
112 unsigned int cqe_n:4; /* Log 2 of CQ elements. */
113 unsigned int elts_n:4; /* Log 2 of Mbufs. */
114 unsigned int rss_hash:1; /* RSS hash result is enabled. */
115 unsigned int mark:1; /* Marked flow available on the queue. */
116 unsigned int pending_err:1; /* CQE error needs to be handled. */
117 unsigned int :15; /* Remaining bits. */
118 volatile uint32_t *rq_db;
119 volatile uint32_t *cq_db;
124 volatile struct mlx5_wqe_data_seg(*wqes)[];
125 volatile struct mlx5_cqe(*cqes)[];
126 struct rxq_zip zip; /* Compressed context. */
127 struct rte_mbuf *(*elts)[];
128 struct rte_mempool *mp;
129 struct mlx5_rxq_stats stats;
130 uint64_t mbuf_initializer; /* Default rearm_data for vectorized Rx. */
131 struct rte_mbuf fake_mbuf; /* elts padding for vectorized Rx. */
132 void *cq_uar; /* CQ user access region. */
133 uint32_t cqn; /* CQ number. */
134 uint8_t cq_arm_sn; /* CQ arm seq number. */
135 } __rte_cache_aligned;
137 /* Verbs Rx queue elements. */
138 struct mlx5_rxq_ibv {
139 LIST_ENTRY(mlx5_rxq_ibv) next; /* Pointer to the next element. */
140 rte_atomic32_t refcnt; /* Reference counter. */
141 struct mlx5_rxq_ctrl *rxq_ctrl; /* Back pointer to parent. */
142 struct ibv_cq *cq; /* Completion Queue. */
143 struct ibv_wq *wq; /* Work Queue. */
144 struct ibv_comp_channel *channel;
145 struct mlx5_mr *mr; /* Memory Region (for mp). */
148 /* RX queue control descriptor. */
149 struct mlx5_rxq_ctrl {
150 LIST_ENTRY(mlx5_rxq_ctrl) next; /* Pointer to the next element. */
151 rte_atomic32_t refcnt; /* Reference counter. */
152 struct priv *priv; /* Back pointer to private data. */
153 struct mlx5_rxq_ibv *ibv; /* Verbs elements. */
154 struct mlx5_rxq_data rxq; /* Data path structure. */
155 unsigned int socket; /* CPU socket ID for allocations. */
156 unsigned int irq:1; /* Whether IRQ is enabled. */
159 /* Indirection table. */
160 struct mlx5_ind_table_ibv {
161 LIST_ENTRY(mlx5_ind_table_ibv) next; /* Pointer to the next element. */
162 rte_atomic32_t refcnt; /* Reference counter. */
163 struct ibv_rwq_ind_table *ind_table; /**< Indirection table. */
164 uint16_t queues_n; /**< Number of queues in the list. */
165 uint16_t queues[]; /**< Queue list. */
170 LIST_ENTRY(mlx5_hrxq) next; /* Pointer to the next element. */
171 rte_atomic32_t refcnt; /* Reference counter. */
172 struct mlx5_ind_table_ibv *ind_table; /* Indirection table. */
173 struct ibv_qp *qp; /* Verbs queue pair. */
174 uint64_t hash_fields; /* Verbs Hash fields. */
175 uint8_t rss_key_len; /* Hash key length in bytes. */
176 uint8_t rss_key[]; /* Hash key. */
179 /* Hash RX queue types. */
190 /* Flow structure with Ethernet specification. It is packed to prevent padding
191 * between attr and spec as this layout is expected by libibverbs. */
192 struct flow_attr_spec_eth {
193 struct ibv_flow_attr attr;
194 struct ibv_flow_spec_eth spec;
195 } __attribute__((packed));
197 /* Define a struct flow_attr_spec_eth object as an array of at least
198 * "size" bytes. Room after the first index is normally used to store
199 * extra flow specifications. */
200 #define FLOW_ATTR_SPEC_ETH(name, size) \
201 struct flow_attr_spec_eth name \
202 [((size) / sizeof(struct flow_attr_spec_eth)) + \
203 !!((size) % sizeof(struct flow_attr_spec_eth))]
205 /* Initialization data for hash RX queue. */
206 struct hash_rxq_init {
207 uint64_t hash_fields; /* Fields that participate in the hash. */
208 uint64_t dpdk_rss_hf; /* Matching DPDK RSS hash fields. */
209 unsigned int flow_priority; /* Flow priority to use. */
212 enum ibv_flow_spec_type type;
215 struct ibv_flow_spec_tcp_udp tcp_udp;
216 struct ibv_flow_spec_ipv4 ipv4;
217 struct ibv_flow_spec_ipv6 ipv6;
218 struct ibv_flow_spec_eth eth;
219 } flow_spec; /* Flow specification template. */
220 const struct hash_rxq_init *underlayer; /* Pointer to underlayer. */
223 /* Initialization data for indirection table. */
224 struct ind_table_init {
225 unsigned int max_size; /* Maximum number of WQs. */
226 /* Hash RX queues using this table. */
227 unsigned int hash_types;
228 unsigned int hash_types_n;
231 /* Initialization data for special flows. */
232 struct special_flow_init {
233 uint8_t dst_mac_val[6];
234 uint8_t dst_mac_mask[6];
235 unsigned int hash_types;
236 unsigned int per_vlan:1;
240 struct priv *priv; /* Back pointer to private data. */
241 struct ibv_qp *qp; /* Hash RX QP. */
242 enum hash_rxq_type type; /* Hash RX queue type. */
243 /* MAC flow steering rules, one per VLAN ID. */
244 struct ibv_flow *mac_flow
245 [MLX5_MAX_MAC_ADDRESSES][MLX5_MAX_VLAN_IDS];
248 /* TX queue descriptor. */
250 struct mlx5_txq_data {
251 uint16_t elts_head; /* Current counter in (*elts)[]. */
252 uint16_t elts_tail; /* Counter of first element awaiting completion. */
253 uint16_t elts_comp; /* Counter since last completion request. */
254 uint16_t mpw_comp; /* WQ index since last completion request. */
255 uint16_t cq_ci; /* Consumer index for completion queue. */
256 uint16_t cq_pi; /* Producer index for completion queue. */
257 uint16_t wqe_ci; /* Consumer index for work queue. */
258 uint16_t wqe_pi; /* Producer index for work queue. */
259 uint16_t elts_n:4; /* (*elts)[] length (in log2). */
260 uint16_t cqe_n:4; /* Number of CQ elements (in log2). */
261 uint16_t wqe_n:4; /* Number of of WQ elements (in log2). */
262 uint16_t inline_en:1; /* When set inline is enabled. */
263 uint16_t tso_en:1; /* When set hardware TSO is enabled. */
264 uint16_t tunnel_en:1;
265 /* When set TX offload for tunneled packets are supported. */
266 uint16_t mpw_hdr_dseg:1; /* Enable DSEGs in the title WQEBB. */
267 uint16_t max_inline; /* Multiple of RTE_CACHE_LINE_SIZE to inline. */
268 uint16_t inline_max_packet_sz; /* Max packet size for inlining. */
269 uint16_t mr_cache_idx; /* Index of last hit entry. */
270 uint32_t qp_num_8s; /* QP number shifted by 8. */
271 uint32_t flags; /* Flags for Tx Queue. */
272 volatile struct mlx5_cqe (*cqes)[]; /* Completion queue. */
273 volatile void *wqes; /* Work queue (use volatile to write into). */
274 volatile uint32_t *qp_db; /* Work queue doorbell. */
275 volatile uint32_t *cq_db; /* Completion queue doorbell. */
276 volatile void *bf_reg; /* Blueflame register. */
277 struct mlx5_mr *mp2mr[MLX5_PMD_TX_MP_CACHE]; /* MR translation table. */
278 struct rte_mbuf *(*elts)[]; /* TX elements. */
279 struct mlx5_txq_stats stats; /* TX queue counters. */
280 } __rte_cache_aligned;
282 /* Verbs Rx queue elements. */
283 struct mlx5_txq_ibv {
284 LIST_ENTRY(mlx5_txq_ibv) next; /* Pointer to the next element. */
285 rte_atomic32_t refcnt; /* Reference counter. */
286 struct ibv_cq *cq; /* Completion Queue. */
287 struct ibv_qp *qp; /* Queue Pair. */
290 /* TX queue control descriptor. */
291 struct mlx5_txq_ctrl {
292 LIST_ENTRY(mlx5_txq_ctrl) next; /* Pointer to the next element. */
293 rte_atomic32_t refcnt; /* Reference counter. */
294 struct priv *priv; /* Back pointer to private data. */
295 unsigned int socket; /* CPU socket ID for allocations. */
296 unsigned int max_inline_data; /* Max inline data. */
297 unsigned int max_tso_header; /* Max TSO header size. */
298 struct mlx5_txq_ibv *ibv; /* Verbs queue object. */
299 struct mlx5_txq_data txq; /* Data path structure. */
300 off_t uar_mmap_offset; /* UAR mmap offset for non-primary process. */
305 extern const struct hash_rxq_init hash_rxq_init[];
306 extern const unsigned int hash_rxq_init_n;
308 extern uint8_t rss_hash_default_key[];
309 extern const size_t rss_hash_default_key_len;
311 size_t priv_flow_attr(struct priv *, struct ibv_flow_attr *,
312 size_t, enum hash_rxq_type);
313 int priv_create_hash_rxqs(struct priv *);
314 void priv_destroy_hash_rxqs(struct priv *);
315 void mlx5_rxq_cleanup(struct mlx5_rxq_ctrl *);
316 int mlx5_rx_queue_setup(struct rte_eth_dev *, uint16_t, uint16_t, unsigned int,
317 const struct rte_eth_rxconf *, struct rte_mempool *);
318 void mlx5_rx_queue_release(void *);
319 int priv_rx_intr_vec_enable(struct priv *priv);
320 void priv_rx_intr_vec_disable(struct priv *priv);
321 int mlx5_rx_intr_enable(struct rte_eth_dev *dev, uint16_t rx_queue_id);
322 int mlx5_rx_intr_disable(struct rte_eth_dev *dev, uint16_t rx_queue_id);
323 struct mlx5_rxq_ibv *mlx5_priv_rxq_ibv_new(struct priv *, uint16_t);
324 struct mlx5_rxq_ibv *mlx5_priv_rxq_ibv_get(struct priv *, uint16_t);
325 int mlx5_priv_rxq_ibv_release(struct priv *, struct mlx5_rxq_ibv *);
326 int mlx5_priv_rxq_ibv_releasable(struct priv *, struct mlx5_rxq_ibv *);
327 int mlx5_priv_rxq_ibv_verify(struct priv *);
328 struct mlx5_rxq_ctrl *mlx5_priv_rxq_new(struct priv *, uint16_t,
329 uint16_t, unsigned int,
330 struct rte_mempool *);
331 struct mlx5_rxq_ctrl *mlx5_priv_rxq_get(struct priv *, uint16_t);
332 int mlx5_priv_rxq_release(struct priv *, uint16_t);
333 int mlx5_priv_rxq_releasable(struct priv *, uint16_t);
334 int mlx5_priv_rxq_verify(struct priv *);
335 int rxq_alloc_elts(struct mlx5_rxq_ctrl *);
336 struct mlx5_ind_table_ibv *mlx5_priv_ind_table_ibv_new(struct priv *,
339 struct mlx5_ind_table_ibv *mlx5_priv_ind_table_ibv_get(struct priv *,
342 int mlx5_priv_ind_table_ibv_release(struct priv *, struct mlx5_ind_table_ibv *);
343 int mlx5_priv_ind_table_ibv_verify(struct priv *);
344 struct mlx5_hrxq *mlx5_priv_hrxq_new(struct priv *, uint8_t *, uint8_t,
345 uint64_t, uint16_t [], uint16_t);
346 struct mlx5_hrxq *mlx5_priv_hrxq_get(struct priv *, uint8_t *, uint8_t,
347 uint64_t, uint16_t [], uint16_t);
348 int mlx5_priv_hrxq_release(struct priv *, struct mlx5_hrxq *);
349 int mlx5_priv_hrxq_ibv_verify(struct priv *);
353 int mlx5_tx_queue_setup(struct rte_eth_dev *, uint16_t, uint16_t, unsigned int,
354 const struct rte_eth_txconf *);
355 void mlx5_tx_queue_release(void *);
356 int priv_tx_uar_remap(struct priv *priv, int fd);
357 struct mlx5_txq_ibv *mlx5_priv_txq_ibv_new(struct priv *, uint16_t);
358 struct mlx5_txq_ibv *mlx5_priv_txq_ibv_get(struct priv *, uint16_t);
359 int mlx5_priv_txq_ibv_release(struct priv *, struct mlx5_txq_ibv *);
360 int mlx5_priv_txq_ibv_releasable(struct priv *, struct mlx5_txq_ibv *);
361 int mlx5_priv_txq_ibv_verify(struct priv *);
362 struct mlx5_txq_ctrl *mlx5_priv_txq_new(struct priv *, uint16_t,
363 uint16_t, unsigned int,
364 const struct rte_eth_txconf *);
365 struct mlx5_txq_ctrl *mlx5_priv_txq_get(struct priv *, uint16_t);
366 int mlx5_priv_txq_release(struct priv *, uint16_t);
367 int mlx5_priv_txq_releasable(struct priv *, uint16_t);
368 int mlx5_priv_txq_verify(struct priv *);
369 void txq_alloc_elts(struct mlx5_txq_ctrl *);
373 extern uint32_t mlx5_ptype_table[];
375 void mlx5_set_ptype_table(void);
376 uint16_t mlx5_tx_burst(void *, struct rte_mbuf **, uint16_t);
377 uint16_t mlx5_tx_burst_mpw(void *, struct rte_mbuf **, uint16_t);
378 uint16_t mlx5_tx_burst_mpw_inline(void *, struct rte_mbuf **, uint16_t);
379 uint16_t mlx5_tx_burst_empw(void *, struct rte_mbuf **, uint16_t);
380 uint16_t mlx5_rx_burst(void *, struct rte_mbuf **, uint16_t);
381 uint16_t removed_tx_burst(void *, struct rte_mbuf **, uint16_t);
382 uint16_t removed_rx_burst(void *, struct rte_mbuf **, uint16_t);
383 int mlx5_rx_descriptor_status(void *, uint16_t);
384 int mlx5_tx_descriptor_status(void *, uint16_t);
386 /* Vectorized version of mlx5_rxtx.c */
387 int priv_check_raw_vec_tx_support(struct priv *);
388 int priv_check_vec_tx_support(struct priv *);
389 int rxq_check_vec_support(struct mlx5_rxq_data *);
390 int priv_check_vec_rx_support(struct priv *);
391 uint16_t mlx5_tx_burst_raw_vec(void *, struct rte_mbuf **, uint16_t);
392 uint16_t mlx5_tx_burst_vec(void *, struct rte_mbuf **, uint16_t);
393 uint16_t mlx5_rx_burst_vec(void *, struct rte_mbuf **, uint16_t);
397 void mlx5_mp2mr_iter(struct rte_mempool *, void *);
398 struct mlx5_mr *priv_txq_mp2mr_reg(struct priv *priv, struct mlx5_txq_data *,
399 struct rte_mempool *, unsigned int);
400 struct mlx5_mr *mlx5_txq_mp2mr_reg(struct mlx5_txq_data *, struct rte_mempool *,
405 * Verify or set magic value in CQE.
414 check_cqe_seen(volatile struct mlx5_cqe *cqe)
416 static const uint8_t magic[] = "seen";
417 volatile uint8_t (*buf)[sizeof(cqe->rsvd0)] = &cqe->rsvd0;
421 for (i = 0; i < sizeof(magic) && i < sizeof(*buf); ++i)
422 if (!ret || (*buf)[i] != magic[i]) {
424 (*buf)[i] = magic[i];
431 * Check whether CQE is valid.
436 * Size of completion queue.
441 * 0 on success, 1 on failure.
443 static __rte_always_inline int
444 check_cqe(volatile struct mlx5_cqe *cqe,
445 unsigned int cqes_n, const uint16_t ci)
447 uint16_t idx = ci & cqes_n;
448 uint8_t op_own = cqe->op_own;
449 uint8_t op_owner = MLX5_CQE_OWNER(op_own);
450 uint8_t op_code = MLX5_CQE_OPCODE(op_own);
452 if (unlikely((op_owner != (!!(idx))) || (op_code == MLX5_CQE_INVALID)))
453 return 1; /* No CQE. */
455 if ((op_code == MLX5_CQE_RESP_ERR) ||
456 (op_code == MLX5_CQE_REQ_ERR)) {
457 volatile struct mlx5_err_cqe *err_cqe = (volatile void *)cqe;
458 uint8_t syndrome = err_cqe->syndrome;
460 if ((syndrome == MLX5_CQE_SYNDROME_LOCAL_LENGTH_ERR) ||
461 (syndrome == MLX5_CQE_SYNDROME_REMOTE_ABORTED_ERR))
463 if (!check_cqe_seen(cqe)) {
464 ERROR("unexpected CQE error %u (0x%02x)"
466 op_code, op_code, syndrome);
467 rte_hexdump(stderr, "MLX5 Error CQE:",
468 (const void *)((uintptr_t)err_cqe),
472 } else if ((op_code != MLX5_CQE_RESP_SEND) &&
473 (op_code != MLX5_CQE_REQ)) {
474 if (!check_cqe_seen(cqe)) {
475 ERROR("unexpected CQE opcode %u (0x%02x)",
477 rte_hexdump(stderr, "MLX5 CQE:",
478 (const void *)((uintptr_t)cqe),
488 * Return the address of the WQE.
491 * Pointer to TX queue structure.
493 * WQE consumer index.
498 static inline uintptr_t *
499 tx_mlx5_wqe(struct mlx5_txq_data *txq, uint16_t ci)
501 ci &= ((1 << txq->wqe_n) - 1);
502 return (uintptr_t *)((uintptr_t)txq->wqes + ci * MLX5_WQE_SIZE);
506 * Manage TX completions.
508 * When sending a burst, mlx5_tx_burst() posts several WRs.
511 * Pointer to TX queue structure.
513 static __rte_always_inline void
514 mlx5_tx_complete(struct mlx5_txq_data *txq)
516 const uint16_t elts_n = 1 << txq->elts_n;
517 const uint16_t elts_m = elts_n - 1;
518 const unsigned int cqe_n = 1 << txq->cqe_n;
519 const unsigned int cqe_cnt = cqe_n - 1;
520 uint16_t elts_free = txq->elts_tail;
522 uint16_t cq_ci = txq->cq_ci;
523 volatile struct mlx5_cqe *cqe = NULL;
524 volatile struct mlx5_wqe_ctrl *ctrl;
525 struct rte_mbuf *m, *free[elts_n];
526 struct rte_mempool *pool = NULL;
527 unsigned int blk_n = 0;
529 cqe = &(*txq->cqes)[cq_ci & cqe_cnt];
530 if (unlikely(check_cqe(cqe, cqe_n, cq_ci)))
533 if ((MLX5_CQE_OPCODE(cqe->op_own) == MLX5_CQE_RESP_ERR) ||
534 (MLX5_CQE_OPCODE(cqe->op_own) == MLX5_CQE_REQ_ERR)) {
535 if (!check_cqe_seen(cqe)) {
536 ERROR("unexpected error CQE, TX stopped");
537 rte_hexdump(stderr, "MLX5 TXQ:",
538 (const void *)((uintptr_t)txq->wqes),
546 txq->wqe_pi = rte_be_to_cpu_16(cqe->wqe_counter);
547 ctrl = (volatile struct mlx5_wqe_ctrl *)
548 tx_mlx5_wqe(txq, txq->wqe_pi);
549 elts_tail = ctrl->ctrl3;
550 assert((elts_tail & elts_m) < (1 << txq->wqe_n));
552 while (elts_free != elts_tail) {
553 m = rte_pktmbuf_prefree_seg((*txq->elts)[elts_free++ & elts_m]);
554 if (likely(m != NULL)) {
555 if (likely(m->pool == pool)) {
558 if (likely(pool != NULL))
559 rte_mempool_put_bulk(pool,
569 rte_mempool_put_bulk(pool, (void *)free, blk_n);
571 elts_free = txq->elts_tail;
573 while (elts_free != elts_tail) {
574 memset(&(*txq->elts)[elts_free & elts_m],
576 sizeof((*txq->elts)[elts_free & elts_m]));
581 txq->elts_tail = elts_tail;
582 /* Update the consumer index. */
584 *txq->cq_db = rte_cpu_to_be_32(cq_ci);
588 * Get Memory Pool (MP) from mbuf. If mbuf is indirect, the pool from which
589 * the cloned mbuf is allocated is returned instead.
595 * Memory pool where data is located for given mbuf.
597 static struct rte_mempool *
598 mlx5_tx_mb2mp(struct rte_mbuf *buf)
600 if (unlikely(RTE_MBUF_INDIRECT(buf)))
601 return rte_mbuf_from_indirect(buf)->pool;
606 * Get Memory Region (MR) <-> rte_mbuf association from txq->mp2mr[].
607 * Add MP to txq->mp2mr[] if it's not registered yet. If mp2mr[] is full,
608 * remove an entry first.
611 * Pointer to TX queue structure.
613 * Memory Pool for which a Memory Region lkey must be returned.
616 * mr->lkey on success, (uint32_t)-1 on failure.
618 static __rte_always_inline uint32_t
619 mlx5_tx_mb2mr(struct mlx5_txq_data *txq, struct rte_mbuf *mb)
621 uint16_t i = txq->mr_cache_idx;
622 uintptr_t addr = rte_pktmbuf_mtod(mb, uintptr_t);
625 assert(i < RTE_DIM(txq->mp2mr));
626 if (likely(txq->mp2mr[i]->start <= addr && txq->mp2mr[i]->end >= addr))
627 return txq->mp2mr[i]->lkey;
628 for (i = 0; (i != RTE_DIM(txq->mp2mr)); ++i) {
629 if (unlikely(txq->mp2mr[i]->mr == NULL)) {
630 /* Unknown MP, add a new MR for it. */
633 if (txq->mp2mr[i]->start <= addr &&
634 txq->mp2mr[i]->end >= addr) {
635 assert(txq->mp2mr[i]->lkey != (uint32_t)-1);
636 assert(rte_cpu_to_be_32(txq->mp2mr[i]->mr->lkey) ==
637 txq->mp2mr[i]->lkey);
638 txq->mr_cache_idx = i;
639 return txq->mp2mr[i]->lkey;
642 txq->mr_cache_idx = 0;
643 mr = mlx5_txq_mp2mr_reg(txq, mlx5_tx_mb2mp(mb), i);
645 * Request the reference to use in this queue, the original one is
646 * kept by the control plane.
649 rte_atomic32_inc(&mr->refcnt);
656 * Ring TX queue doorbell.
659 * Pointer to TX queue structure.
661 * Pointer to the last WQE posted in the NIC.
663 static __rte_always_inline void
664 mlx5_tx_dbrec(struct mlx5_txq_data *txq, volatile struct mlx5_wqe *wqe)
666 uint64_t *dst = (uint64_t *)((uintptr_t)txq->bf_reg);
667 volatile uint64_t *src = ((volatile uint64_t *)wqe);
670 *txq->qp_db = rte_cpu_to_be_32(txq->wqe_ci);
671 /* Ensure ordering between DB record and BF copy. */
676 #endif /* RTE_PMD_MLX5_RXTX_H_ */