2 * Copyright (c) 2012-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
35 #if EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD
37 __checkReturn efx_rc_t
40 __out efx_link_mode_t *link_modep)
42 efx_port_t *epp = &(enp->en_port);
43 ef10_link_state_t els;
46 if ((rc = ef10_phy_get_link(enp, &els)) != 0)
49 epp->ep_adv_cap_mask = els.els_adv_cap_mask;
50 epp->ep_fcntl = els.els_fcntl;
52 *link_modep = els.els_link_mode;
57 EFSYS_PROBE1(fail1, efx_rc_t, rc);
59 *link_modep = EFX_LINK_UNKNOWN;
64 __checkReturn efx_rc_t
67 __out boolean_t *mac_upp)
69 ef10_link_state_t els;
73 * Because EF10 doesn't *require* polling, we can't rely on
74 * ef10_mac_poll() being executed to populate epp->ep_mac_up.
76 if ((rc = ef10_phy_get_link(enp, &els)) != 0)
79 *mac_upp = els.els_mac_up;
84 EFSYS_PROBE1(fail1, efx_rc_t, rc);
90 * EF10 adapters use MC_CMD_VADAPTOR_SET_MAC to set the
91 * MAC address; the address field in MC_CMD_SET_MAC has no
93 * MC_CMD_VADAPTOR_SET_MAC requires mac-spoofing privilege and
94 * the port to have no filters or queues active.
96 static __checkReturn efx_rc_t
97 efx_mcdi_vadapter_set_mac(
100 efx_port_t *epp = &(enp->en_port);
102 uint8_t payload[MAX(MC_CMD_VADAPTOR_SET_MAC_IN_LEN,
103 MC_CMD_VADAPTOR_SET_MAC_OUT_LEN)];
106 (void) memset(payload, 0, sizeof (payload));
107 req.emr_cmd = MC_CMD_VADAPTOR_SET_MAC;
108 req.emr_in_buf = payload;
109 req.emr_in_length = MC_CMD_VADAPTOR_SET_MAC_IN_LEN;
110 req.emr_out_buf = payload;
111 req.emr_out_length = MC_CMD_VADAPTOR_SET_MAC_OUT_LEN;
113 MCDI_IN_SET_DWORD(req, VADAPTOR_SET_MAC_IN_UPSTREAM_PORT_ID,
115 EFX_MAC_ADDR_COPY(MCDI_IN2(req, uint8_t, VADAPTOR_SET_MAC_IN_MACADDR),
118 efx_mcdi_execute(enp, &req);
120 if (req.emr_rc != 0) {
128 EFSYS_PROBE1(fail1, efx_rc_t, rc);
133 __checkReturn efx_rc_t
139 if ((rc = efx_mcdi_vadapter_set_mac(enp)) != 0) {
144 * Fallback for older Huntington firmware without Vadapter
147 if ((rc = ef10_mac_reconfigure(enp)) != 0)
157 EFSYS_PROBE1(fail1, efx_rc_t, rc);
162 static __checkReturn efx_rc_t
168 uint8_t payload[MAX(MC_CMD_SET_MAC_EXT_IN_LEN,
169 MC_CMD_SET_MAC_OUT_LEN)];
172 (void) memset(payload, 0, sizeof (payload));
173 req.emr_cmd = MC_CMD_SET_MAC;
174 req.emr_in_buf = payload;
175 req.emr_in_length = MC_CMD_SET_MAC_EXT_IN_LEN;
176 req.emr_out_buf = payload;
177 req.emr_out_length = MC_CMD_SET_MAC_OUT_LEN;
179 /* Only configure the MTU in this call to MC_CMD_SET_MAC */
180 MCDI_IN_SET_DWORD(req, SET_MAC_EXT_IN_MTU, mtu);
181 MCDI_IN_POPULATE_DWORD_1(req, SET_MAC_EXT_IN_CONTROL,
182 SET_MAC_EXT_IN_CFG_MTU, 1);
184 efx_mcdi_execute(enp, &req);
186 if (req.emr_rc != 0) {
194 EFSYS_PROBE1(fail1, efx_rc_t, rc);
199 static __checkReturn efx_rc_t
205 uint8_t payload[MAX(MC_CMD_SET_MAC_EXT_IN_LEN,
206 MC_CMD_SET_MAC_V2_OUT_LEN)];
209 (void) memset(payload, 0, sizeof (payload));
210 req.emr_cmd = MC_CMD_SET_MAC;
211 req.emr_in_buf = payload;
212 req.emr_in_length = MC_CMD_SET_MAC_EXT_IN_LEN;
213 req.emr_out_buf = payload;
214 req.emr_out_length = MC_CMD_SET_MAC_V2_OUT_LEN;
217 * With MC_CMD_SET_MAC_EXT_IN_CONTROL set to 0, this just queries the
218 * MTU. This should always be supported on Medford, but it is not
219 * supported on older Huntington firmware.
221 MCDI_IN_SET_DWORD(req, SET_MAC_EXT_IN_CONTROL, 0);
223 efx_mcdi_execute(enp, &req);
225 if (req.emr_rc != 0) {
229 if (req.emr_out_length_used < MC_CMD_SET_MAC_V2_OUT_MTU_OFST + 4) {
234 *mtu = MCDI_OUT_DWORD(req, SET_MAC_V2_OUT_MTU);
241 EFSYS_PROBE1(fail1, efx_rc_t, rc);
246 __checkReturn efx_rc_t
250 efx_port_t *epp = &(enp->en_port);
251 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
254 if (encp->enc_enhanced_set_mac_supported) {
255 if ((rc = efx_mcdi_mtu_set(enp, epp->ep_mac_pdu)) != 0)
259 * Fallback for older Huntington firmware, which always
260 * configure all of the parameters to MC_CMD_SET_MAC. This isn't
261 * suitable for setting the MTU on unpriviliged functions.
263 if ((rc = ef10_mac_reconfigure(enp)) != 0)
272 EFSYS_PROBE1(fail1, efx_rc_t, rc);
277 __checkReturn efx_rc_t
284 if ((rc = efx_mcdi_mtu_get(enp, pdu)) != 0)
290 EFSYS_PROBE1(fail1, efx_rc_t, rc);
295 __checkReturn efx_rc_t
296 ef10_mac_reconfigure(
299 efx_port_t *epp = &(enp->en_port);
301 uint8_t payload[MAX(MC_CMD_SET_MAC_IN_LEN,
302 MC_CMD_SET_MAC_OUT_LEN)];
305 (void) memset(payload, 0, sizeof (payload));
306 req.emr_cmd = MC_CMD_SET_MAC;
307 req.emr_in_buf = payload;
308 req.emr_in_length = MC_CMD_SET_MAC_IN_LEN;
309 req.emr_out_buf = payload;
310 req.emr_out_length = MC_CMD_SET_MAC_OUT_LEN;
312 MCDI_IN_SET_DWORD(req, SET_MAC_IN_MTU, epp->ep_mac_pdu);
313 MCDI_IN_SET_DWORD(req, SET_MAC_IN_DRAIN, epp->ep_mac_drain ? 1 : 0);
314 EFX_MAC_ADDR_COPY(MCDI_IN2(req, uint8_t, SET_MAC_IN_ADDR),
318 * Note: The Huntington MAC does not support REJECT_BRDCST.
319 * The REJECT_UNCST flag will also prevent multicast traffic
320 * from reaching the filters. As Huntington filters drop any
321 * traffic that does not match a filter it is ok to leave the
322 * MAC running in promiscuous mode. See bug41141.
324 * FIXME: Does REJECT_UNCST behave the same way on Medford?
326 MCDI_IN_POPULATE_DWORD_2(req, SET_MAC_IN_REJECT,
327 SET_MAC_IN_REJECT_UNCST, 0,
328 SET_MAC_IN_REJECT_BRDCST, 0);
331 * Flow control, whether it is auto-negotiated or not,
332 * is set via the PHY advertised capabilities. When set to
333 * automatic the MAC will use the PHY settings to determine
334 * the flow control settings.
336 MCDI_IN_SET_DWORD(req, SET_MAC_IN_FCNTL, MC_CMD_FCNTL_AUTO);
338 /* Do not include the Ethernet frame checksum in RX packets */
339 MCDI_IN_POPULATE_DWORD_1(req, SET_MAC_IN_FLAGS,
340 SET_MAC_IN_FLAG_INCLUDE_FCS, 0);
342 efx_mcdi_execute_quiet(enp, &req);
344 if (req.emr_rc != 0) {
346 * Unprivileged functions cannot control link state,
347 * but still need to configure filters.
349 if (req.emr_rc != EACCES) {
356 * Apply the filters for the MAC configuration.
357 * If the NIC isn't ready to accept filters this may
358 * return success without setting anything.
360 rc = efx_filter_reconfigure(enp, epp->ep_mac_addr,
361 epp->ep_all_unicst, epp->ep_mulcst,
362 epp->ep_all_mulcst, epp->ep_brdcst,
363 epp->ep_mulcst_addr_list,
364 epp->ep_mulcst_addr_count);
369 EFSYS_PROBE1(fail1, efx_rc_t, rc);
374 __checkReturn efx_rc_t
375 ef10_mac_multicast_list_set(
378 efx_port_t *epp = &(enp->en_port);
379 const efx_mac_ops_t *emop = epp->ep_emop;
382 EFSYS_ASSERT(enp->en_family == EFX_FAMILY_HUNTINGTON ||
383 enp->en_family == EFX_FAMILY_MEDFORD);
385 if ((rc = emop->emo_reconfigure(enp)) != 0)
391 EFSYS_PROBE1(fail1, efx_rc_t, rc);
396 __checkReturn efx_rc_t
397 ef10_mac_filter_default_rxq_set(
400 __in boolean_t using_rss)
402 efx_port_t *epp = &(enp->en_port);
404 boolean_t old_using_rss;
407 ef10_filter_get_default_rxq(enp, &old_rxq, &old_using_rss);
409 ef10_filter_default_rxq_set(enp, erp, using_rss);
411 rc = efx_filter_reconfigure(enp, epp->ep_mac_addr,
412 epp->ep_all_unicst, epp->ep_mulcst,
413 epp->ep_all_mulcst, epp->ep_brdcst,
414 epp->ep_mulcst_addr_list,
415 epp->ep_mulcst_addr_count);
423 EFSYS_PROBE1(fail1, efx_rc_t, rc);
425 ef10_filter_default_rxq_set(enp, old_rxq, old_using_rss);
431 ef10_mac_filter_default_rxq_clear(
434 efx_port_t *epp = &(enp->en_port);
436 ef10_filter_default_rxq_clear(enp);
438 efx_filter_reconfigure(enp, epp->ep_mac_addr,
439 epp->ep_all_unicst, epp->ep_mulcst,
440 epp->ep_all_mulcst, epp->ep_brdcst,
441 epp->ep_mulcst_addr_list,
442 epp->ep_mulcst_addr_count);
446 #if EFSYS_OPT_LOOPBACK
448 __checkReturn efx_rc_t
449 ef10_mac_loopback_set(
451 __in efx_link_mode_t link_mode,
452 __in efx_loopback_type_t loopback_type)
454 efx_port_t *epp = &(enp->en_port);
455 const efx_phy_ops_t *epop = epp->ep_epop;
456 efx_loopback_type_t old_loopback_type;
457 efx_link_mode_t old_loopback_link_mode;
460 /* The PHY object handles this on EF10 */
461 old_loopback_type = epp->ep_loopback_type;
462 old_loopback_link_mode = epp->ep_loopback_link_mode;
463 epp->ep_loopback_type = loopback_type;
464 epp->ep_loopback_link_mode = link_mode;
466 if ((rc = epop->epo_reconfigure(enp)) != 0)
472 EFSYS_PROBE1(fail1, efx_rc_t, rc);
474 epp->ep_loopback_type = old_loopback_type;
475 epp->ep_loopback_link_mode = old_loopback_link_mode;
480 #endif /* EFSYS_OPT_LOOPBACK */
482 #if EFSYS_OPT_MAC_STATS
484 __checkReturn efx_rc_t
485 ef10_mac_stats_get_mask(
487 __inout_bcount(mask_size) uint32_t *maskp,
488 __in size_t mask_size)
490 const struct efx_mac_stats_range ef10_common[] = {
491 { EFX_MAC_RX_OCTETS, EFX_MAC_RX_GE_15XX_PKTS },
492 { EFX_MAC_RX_FCS_ERRORS, EFX_MAC_RX_DROP_EVENTS },
493 { EFX_MAC_RX_JABBER_PKTS, EFX_MAC_RX_JABBER_PKTS },
494 { EFX_MAC_RX_NODESC_DROP_CNT, EFX_MAC_TX_PAUSE_PKTS },
496 const struct efx_mac_stats_range ef10_tx_size_bins[] = {
497 { EFX_MAC_TX_LE_64_PKTS, EFX_MAC_TX_GE_15XX_PKTS },
499 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
500 efx_port_t *epp = &(enp->en_port);
503 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
504 ef10_common, EFX_ARRAY_SIZE(ef10_common))) != 0)
507 if (epp->ep_phy_cap_mask & (1 << MC_CMD_PHY_CAP_40000FDX_LBN)) {
508 const struct efx_mac_stats_range ef10_40g_extra[] = {
509 { EFX_MAC_RX_ALIGN_ERRORS, EFX_MAC_RX_ALIGN_ERRORS },
512 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
513 ef10_40g_extra, EFX_ARRAY_SIZE(ef10_40g_extra))) != 0)
516 if (encp->enc_mac_stats_40g_tx_size_bins) {
517 if ((rc = efx_mac_stats_mask_add_ranges(maskp,
518 mask_size, ef10_tx_size_bins,
519 EFX_ARRAY_SIZE(ef10_tx_size_bins))) != 0)
523 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
524 ef10_tx_size_bins, EFX_ARRAY_SIZE(ef10_tx_size_bins))) != 0)
528 if (encp->enc_pm_and_rxdp_counters) {
529 const struct efx_mac_stats_range ef10_pm_and_rxdp[] = {
530 { EFX_MAC_PM_TRUNC_BB_OVERFLOW, EFX_MAC_RXDP_HLB_WAIT },
533 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
534 ef10_pm_and_rxdp, EFX_ARRAY_SIZE(ef10_pm_and_rxdp))) != 0)
538 if (encp->enc_datapath_cap_evb) {
539 const struct efx_mac_stats_range ef10_vadaptor[] = {
540 { EFX_MAC_VADAPTER_RX_UNICAST_PACKETS,
541 EFX_MAC_VADAPTER_TX_OVERFLOW },
544 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size,
545 ef10_vadaptor, EFX_ARRAY_SIZE(ef10_vadaptor))) != 0)
562 EFSYS_PROBE1(fail1, efx_rc_t, rc);
567 #define EF10_MAC_STAT_READ(_esmp, _field, _eqp) \
568 EFSYS_MEM_READQ((_esmp), (_field) * sizeof (efx_qword_t), _eqp)
571 __checkReturn efx_rc_t
572 ef10_mac_stats_update(
574 __in efsys_mem_t *esmp,
575 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat,
576 __inout_opt uint32_t *generationp)
579 efx_qword_t generation_start;
580 efx_qword_t generation_end;
582 _NOTE(ARGUNUSED(enp))
584 /* Read END first so we don't race with the MC */
585 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE);
586 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_END,
588 EFSYS_MEM_READ_BARRIER();
591 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PKTS, &value);
592 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value);
594 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_CONTROL_PKTS, &value);
595 EFSYS_STAT_SUBR_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value);
597 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PAUSE_PKTS, &value);
598 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PAUSE_PKTS]), &value);
600 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_UNICAST_PKTS, &value);
601 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_UNICST_PKTS]), &value);
603 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTICAST_PKTS, &value);
604 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULTICST_PKTS]), &value);
606 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BROADCAST_PKTS, &value);
607 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_BRDCST_PKTS]), &value);
609 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BYTES, &value);
610 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_OCTETS]), &value);
612 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LT64_PKTS, &value);
613 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value);
614 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_64_PKTS, &value);
615 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value);
617 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_65_TO_127_PKTS, &value);
618 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_65_TO_127_PKTS]), &value);
620 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_128_TO_255_PKTS, &value);
621 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_128_TO_255_PKTS]), &value);
623 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_256_TO_511_PKTS, &value);
624 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_256_TO_511_PKTS]), &value);
626 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_512_TO_1023_PKTS, &value);
627 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_512_TO_1023_PKTS]), &value);
629 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_1024_TO_15XX_PKTS, &value);
630 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_1024_TO_15XX_PKTS]), &value);
632 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS, &value);
633 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value);
634 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_GTJUMBO_PKTS, &value);
635 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value);
637 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BAD_FCS_PKTS, &value);
638 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_ERRORS]), &value);
640 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS, &value);
641 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_SGL_COL_PKTS]), &value);
643 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS,
645 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULT_COL_PKTS]), &value);
647 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS,
649 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_COL_PKTS]), &value);
651 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LATE_COLLISION_PKTS, &value);
652 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LATE_COL_PKTS]), &value);
654 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_DEFERRED_PKTS, &value);
655 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_DEF_PKTS]), &value);
657 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS,
659 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_DEF_PKTS]), &value);
662 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BYTES, &value);
663 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_OCTETS]), &value);
665 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PKTS, &value);
666 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PKTS]), &value);
668 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNICAST_PKTS, &value);
669 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_UNICST_PKTS]), &value);
671 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MULTICAST_PKTS, &value);
672 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MULTICST_PKTS]), &value);
674 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BROADCAST_PKTS, &value);
675 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_BRDCST_PKTS]), &value);
677 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PAUSE_PKTS, &value);
678 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PAUSE_PKTS]), &value);
680 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNDERSIZE_PKTS, &value);
681 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value);
682 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_64_PKTS, &value);
683 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value);
685 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_65_TO_127_PKTS, &value);
686 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_65_TO_127_PKTS]), &value);
688 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_128_TO_255_PKTS, &value);
689 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_128_TO_255_PKTS]), &value);
691 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_256_TO_511_PKTS, &value);
692 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_256_TO_511_PKTS]), &value);
694 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_512_TO_1023_PKTS, &value);
695 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_512_TO_1023_PKTS]), &value);
697 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_1024_TO_15XX_PKTS, &value);
698 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_1024_TO_15XX_PKTS]), &value);
700 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS, &value);
701 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value);
702 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_GTJUMBO_PKTS, &value);
703 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value);
705 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BAD_FCS_PKTS, &value);
706 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FCS_ERRORS]), &value);
708 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_OVERFLOW_PKTS, &value);
709 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_DROP_EVENTS]), &value);
711 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_FALSE_CARRIER_PKTS, &value);
712 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FALSE_CARRIER_ERRORS]), &value);
714 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS, &value);
715 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_SYMBOL_ERRORS]), &value);
717 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_ALIGN_ERROR_PKTS, &value);
718 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_ALIGN_ERRORS]), &value);
720 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS, &value);
721 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_INTERNAL_ERRORS]), &value);
723 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_JABBER_PKTS, &value);
724 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_JABBER_PKTS]), &value);
726 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_CHAR_ERR, &value);
727 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_CHAR_ERR]),
728 &(value.eq_dword[0]));
729 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_CHAR_ERR]),
730 &(value.eq_dword[1]));
732 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_CHAR_ERR, &value);
733 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_CHAR_ERR]),
734 &(value.eq_dword[0]));
735 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_CHAR_ERR]),
736 &(value.eq_dword[1]));
738 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_DISP_ERR, &value);
739 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_DISP_ERR]),
740 &(value.eq_dword[0]));
741 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_DISP_ERR]),
742 &(value.eq_dword[1]));
744 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_DISP_ERR, &value);
745 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_DISP_ERR]),
746 &(value.eq_dword[0]));
747 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_DISP_ERR]),
748 &(value.eq_dword[1]));
750 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MATCH_FAULT, &value);
751 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MATCH_FAULT]), &value);
753 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_NODESC_DROPS, &value);
754 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_NODESC_DROP_CNT]), &value);
756 /* Packet memory (EF10 only) */
757 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_TRUNC_BB_OVERFLOW, &value);
758 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_TRUNC_BB_OVERFLOW]), &value);
760 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_DISCARD_BB_OVERFLOW, &value);
761 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_DISCARD_BB_OVERFLOW]), &value);
763 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_TRUNC_VFIFO_FULL, &value);
764 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_TRUNC_VFIFO_FULL]), &value);
766 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_DISCARD_VFIFO_FULL, &value);
767 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_DISCARD_VFIFO_FULL]), &value);
769 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_TRUNC_QBB, &value);
770 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_TRUNC_QBB]), &value);
772 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_DISCARD_QBB, &value);
773 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_DISCARD_QBB]), &value);
775 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_PM_DISCARD_MAPPING, &value);
776 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_PM_DISCARD_MAPPING]), &value);
779 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RXDP_Q_DISABLED_PKTS, &value);
780 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RXDP_Q_DISABLED_PKTS]), &value);
782 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RXDP_DI_DROPPED_PKTS, &value);
783 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RXDP_DI_DROPPED_PKTS]), &value);
785 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RXDP_STREAMING_PKTS, &value);
786 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RXDP_STREAMING_PKTS]), &value);
788 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RXDP_HLB_FETCH_CONDITIONS, &value);
789 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RXDP_HLB_FETCH]), &value);
791 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_RXDP_HLB_WAIT_CONDITIONS, &value);
792 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RXDP_HLB_WAIT]), &value);
796 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_UNICAST_PACKETS,
798 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_UNICAST_PACKETS]),
801 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_UNICAST_BYTES,
803 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_UNICAST_BYTES]),
806 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_MULTICAST_PACKETS,
808 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_MULTICAST_PACKETS]),
811 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_MULTICAST_BYTES,
813 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_MULTICAST_BYTES]),
816 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_BROADCAST_PACKETS,
818 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_BROADCAST_PACKETS]),
821 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_BROADCAST_BYTES,
823 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_BROADCAST_BYTES]),
826 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_BAD_PACKETS,
828 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_BAD_PACKETS]),
831 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_BAD_BYTES, &value);
832 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_BAD_BYTES]), &value);
834 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_RX_OVERFLOW, &value);
835 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_RX_OVERFLOW]), &value);
838 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_UNICAST_PACKETS,
840 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_UNICAST_PACKETS]),
843 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_UNICAST_BYTES,
845 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_UNICAST_BYTES]),
848 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_MULTICAST_PACKETS,
850 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_MULTICAST_PACKETS]),
853 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_MULTICAST_BYTES,
855 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_MULTICAST_BYTES]),
858 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_BROADCAST_PACKETS,
860 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_BROADCAST_PACKETS]),
863 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_BROADCAST_BYTES,
865 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_BROADCAST_BYTES]),
868 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_BAD_PACKETS, &value);
869 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_BAD_PACKETS]), &value);
871 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_BAD_BYTES, &value);
872 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_BAD_BYTES]), &value);
874 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_VADAPTER_TX_OVERFLOW, &value);
875 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_VADAPTER_TX_OVERFLOW]), &value);
878 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE);
879 EFSYS_MEM_READ_BARRIER();
880 EF10_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_START,
883 /* Check that we didn't read the stats in the middle of a DMA */
884 /* Not a good enough check ? */
885 if (memcmp(&generation_start, &generation_end,
886 sizeof (generation_start)))
890 *generationp = EFX_QWORD_FIELD(generation_start, EFX_DWORD_0);
895 #endif /* EFSYS_OPT_MAC_STATS */
897 #endif /* EFSYS_OPT_HUNTINGTON || EFSYS_OPT_MEDFORD */