2 * Copyright (c) 2009-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
38 __in uint32_t mcdi_cap,
39 __out uint32_t *maskp)
44 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10HDX_LBN))
45 mask |= (1 << EFX_PHY_CAP_10HDX);
46 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10FDX_LBN))
47 mask |= (1 << EFX_PHY_CAP_10FDX);
48 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_100HDX_LBN))
49 mask |= (1 << EFX_PHY_CAP_100HDX);
50 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_100FDX_LBN))
51 mask |= (1 << EFX_PHY_CAP_100FDX);
52 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_1000HDX_LBN))
53 mask |= (1 << EFX_PHY_CAP_1000HDX);
54 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_1000FDX_LBN))
55 mask |= (1 << EFX_PHY_CAP_1000FDX);
56 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10000FDX_LBN))
57 mask |= (1 << EFX_PHY_CAP_10000FDX);
58 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_PAUSE_LBN))
59 mask |= (1 << EFX_PHY_CAP_PAUSE);
60 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_ASYM_LBN))
61 mask |= (1 << EFX_PHY_CAP_ASYM);
62 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_AN_LBN))
63 mask |= (1 << EFX_PHY_CAP_AN);
69 siena_phy_decode_link_mode(
71 __in uint32_t link_flags,
72 __in unsigned int speed,
73 __in unsigned int fcntl,
74 __out efx_link_mode_t *link_modep,
75 __out unsigned int *fcntlp)
77 boolean_t fd = !!(link_flags &
78 (1 << MC_CMD_GET_LINK_OUT_FULL_DUPLEX_LBN));
79 boolean_t up = !!(link_flags &
80 (1 << MC_CMD_GET_LINK_OUT_LINK_UP_LBN));
85 *link_modep = EFX_LINK_DOWN;
86 else if (speed == 10000 && fd)
87 *link_modep = EFX_LINK_10000FDX;
88 else if (speed == 1000)
89 *link_modep = fd ? EFX_LINK_1000FDX : EFX_LINK_1000HDX;
90 else if (speed == 100)
91 *link_modep = fd ? EFX_LINK_100FDX : EFX_LINK_100HDX;
93 *link_modep = fd ? EFX_LINK_10FDX : EFX_LINK_10HDX;
95 *link_modep = EFX_LINK_UNKNOWN;
97 if (fcntl == MC_CMD_FCNTL_OFF)
99 else if (fcntl == MC_CMD_FCNTL_RESPOND)
100 *fcntlp = EFX_FCNTL_RESPOND;
101 else if (fcntl == MC_CMD_FCNTL_BIDIR)
102 *fcntlp = EFX_FCNTL_RESPOND | EFX_FCNTL_GENERATE;
104 EFSYS_PROBE1(mc_pcol_error, int, fcntl);
112 __in efx_qword_t *eqp,
113 __out efx_link_mode_t *link_modep)
115 efx_port_t *epp = &(enp->en_port);
116 unsigned int link_flags;
119 efx_link_mode_t link_mode;
120 uint32_t lp_cap_mask;
123 * Convert the LINKCHANGE speed enumeration into mbit/s, in the
124 * same way as GET_LINK encodes the speed
126 switch (MCDI_EV_FIELD(eqp, LINKCHANGE_SPEED)) {
127 case MCDI_EVENT_LINKCHANGE_SPEED_100M:
130 case MCDI_EVENT_LINKCHANGE_SPEED_1G:
133 case MCDI_EVENT_LINKCHANGE_SPEED_10G:
141 link_flags = MCDI_EV_FIELD(eqp, LINKCHANGE_LINK_FLAGS);
142 siena_phy_decode_link_mode(enp, link_flags, speed,
143 MCDI_EV_FIELD(eqp, LINKCHANGE_FCNTL),
145 siena_phy_decode_cap(MCDI_EV_FIELD(eqp, LINKCHANGE_LP_CAP),
149 * It's safe to update ep_lp_cap_mask without the driver's port lock
150 * because presumably any concurrently running efx_port_poll() is
151 * only going to arrive at the same value.
153 * ep_fcntl has two meanings. It's either the link common fcntl
154 * (if the PHY supports AN), or it's the forced link state. If
155 * the former, it's safe to update the value for the same reason as
156 * for ep_lp_cap_mask. If the latter, then just ignore the value,
157 * because we can race with efx_mac_fcntl_set().
159 epp->ep_lp_cap_mask = lp_cap_mask;
160 if (epp->ep_phy_cap_mask & (1 << EFX_PHY_CAP_AN))
161 epp->ep_fcntl = fcntl;
163 *link_modep = link_mode;
166 __checkReturn efx_rc_t
169 __in boolean_t power)
176 /* Check if the PHY is a zombie */
177 if ((rc = siena_phy_verify(enp)) != 0)
180 enp->en_reset_flags |= EFX_RESET_PHY;
185 EFSYS_PROBE1(fail1, efx_rc_t, rc);
190 __checkReturn efx_rc_t
193 __out siena_link_state_t *slsp)
196 uint8_t payload[MAX(MC_CMD_GET_LINK_IN_LEN,
197 MC_CMD_GET_LINK_OUT_LEN)];
200 (void) memset(payload, 0, sizeof (payload));
201 req.emr_cmd = MC_CMD_GET_LINK;
202 req.emr_in_buf = payload;
203 req.emr_in_length = MC_CMD_GET_LINK_IN_LEN;
204 req.emr_out_buf = payload;
205 req.emr_out_length = MC_CMD_GET_LINK_OUT_LEN;
207 efx_mcdi_execute(enp, &req);
209 if (req.emr_rc != 0) {
214 if (req.emr_out_length_used < MC_CMD_GET_LINK_OUT_LEN) {
219 siena_phy_decode_cap(MCDI_OUT_DWORD(req, GET_LINK_OUT_CAP),
220 &slsp->sls_adv_cap_mask);
221 siena_phy_decode_cap(MCDI_OUT_DWORD(req, GET_LINK_OUT_LP_CAP),
222 &slsp->sls_lp_cap_mask);
224 siena_phy_decode_link_mode(enp, MCDI_OUT_DWORD(req, GET_LINK_OUT_FLAGS),
225 MCDI_OUT_DWORD(req, GET_LINK_OUT_LINK_SPEED),
226 MCDI_OUT_DWORD(req, GET_LINK_OUT_FCNTL),
227 &slsp->sls_link_mode, &slsp->sls_fcntl);
229 slsp->sls_mac_up = MCDI_OUT_DWORD(req, GET_LINK_OUT_MAC_FAULT) == 0;
236 EFSYS_PROBE1(fail1, efx_rc_t, rc);
241 __checkReturn efx_rc_t
242 siena_phy_reconfigure(
245 efx_port_t *epp = &(enp->en_port);
247 uint8_t payload[MAX(MAX(MC_CMD_SET_ID_LED_IN_LEN,
248 MC_CMD_SET_ID_LED_OUT_LEN),
249 MAX(MC_CMD_SET_LINK_IN_LEN,
250 MC_CMD_SET_LINK_OUT_LEN))];
252 unsigned int led_mode;
256 (void) memset(payload, 0, sizeof (payload));
257 req.emr_cmd = MC_CMD_SET_LINK;
258 req.emr_in_buf = payload;
259 req.emr_in_length = MC_CMD_SET_LINK_IN_LEN;
260 req.emr_out_buf = payload;
261 req.emr_out_length = MC_CMD_SET_LINK_OUT_LEN;
263 cap_mask = epp->ep_adv_cap_mask;
264 MCDI_IN_POPULATE_DWORD_10(req, SET_LINK_IN_CAP,
265 PHY_CAP_10HDX, (cap_mask >> EFX_PHY_CAP_10HDX) & 0x1,
266 PHY_CAP_10FDX, (cap_mask >> EFX_PHY_CAP_10FDX) & 0x1,
267 PHY_CAP_100HDX, (cap_mask >> EFX_PHY_CAP_100HDX) & 0x1,
268 PHY_CAP_100FDX, (cap_mask >> EFX_PHY_CAP_100FDX) & 0x1,
269 PHY_CAP_1000HDX, (cap_mask >> EFX_PHY_CAP_1000HDX) & 0x1,
270 PHY_CAP_1000FDX, (cap_mask >> EFX_PHY_CAP_1000FDX) & 0x1,
271 PHY_CAP_10000FDX, (cap_mask >> EFX_PHY_CAP_10000FDX) & 0x1,
272 PHY_CAP_PAUSE, (cap_mask >> EFX_PHY_CAP_PAUSE) & 0x1,
273 PHY_CAP_ASYM, (cap_mask >> EFX_PHY_CAP_ASYM) & 0x1,
274 PHY_CAP_AN, (cap_mask >> EFX_PHY_CAP_AN) & 0x1);
276 MCDI_IN_SET_DWORD(req, SET_LINK_IN_LOOPBACK_MODE, MC_CMD_LOOPBACK_NONE);
278 MCDI_IN_SET_DWORD(req, SET_LINK_IN_LOOPBACK_SPEED, speed);
280 MCDI_IN_SET_DWORD(req, SET_LINK_IN_FLAGS, 0);
282 efx_mcdi_execute(enp, &req);
284 if (req.emr_rc != 0) {
289 /* And set the blink mode */
290 (void) memset(payload, 0, sizeof (payload));
291 req.emr_cmd = MC_CMD_SET_ID_LED;
292 req.emr_in_buf = payload;
293 req.emr_in_length = MC_CMD_SET_ID_LED_IN_LEN;
294 req.emr_out_buf = payload;
295 req.emr_out_length = MC_CMD_SET_ID_LED_OUT_LEN;
297 MCDI_IN_SET_DWORD(req, SET_ID_LED_IN_STATE, MC_CMD_LED_DEFAULT);
299 efx_mcdi_execute(enp, &req);
301 if (req.emr_rc != 0) {
311 EFSYS_PROBE1(fail1, efx_rc_t, rc);
316 __checkReturn efx_rc_t
321 uint8_t payload[MAX(MC_CMD_GET_PHY_STATE_IN_LEN,
322 MC_CMD_GET_PHY_STATE_OUT_LEN)];
326 (void) memset(payload, 0, sizeof (payload));
327 req.emr_cmd = MC_CMD_GET_PHY_STATE;
328 req.emr_in_buf = payload;
329 req.emr_in_length = MC_CMD_GET_PHY_STATE_IN_LEN;
330 req.emr_out_buf = payload;
331 req.emr_out_length = MC_CMD_GET_PHY_STATE_OUT_LEN;
333 efx_mcdi_execute(enp, &req);
335 if (req.emr_rc != 0) {
340 if (req.emr_out_length_used < MC_CMD_GET_PHY_STATE_OUT_LEN) {
345 state = MCDI_OUT_DWORD(req, GET_PHY_STATE_OUT_STATE);
346 if (state != MC_CMD_PHY_STATE_OK) {
347 if (state != MC_CMD_PHY_STATE_ZOMBIE)
348 EFSYS_PROBE1(mc_pcol_error, int, state);
360 EFSYS_PROBE1(fail1, efx_rc_t, rc);
365 __checkReturn efx_rc_t
368 __out uint32_t *ouip)
370 _NOTE(ARGUNUSED(enp, ouip))
377 __checkReturn efx_rc_t
378 siena_phy_bist_start(
380 __in efx_bist_type_t type)
384 if ((rc = efx_mcdi_bist_start(enp, type)) != 0)
390 EFSYS_PROBE1(fail1, efx_rc_t, rc);
395 static __checkReturn unsigned long
396 siena_phy_sft9001_bist_status(
400 case MC_CMD_POLL_BIST_SFT9001_PAIR_BUSY:
401 return (EFX_PHY_CABLE_STATUS_BUSY);
402 case MC_CMD_POLL_BIST_SFT9001_INTER_PAIR_SHORT:
403 return (EFX_PHY_CABLE_STATUS_INTERPAIRSHORT);
404 case MC_CMD_POLL_BIST_SFT9001_INTRA_PAIR_SHORT:
405 return (EFX_PHY_CABLE_STATUS_INTRAPAIRSHORT);
406 case MC_CMD_POLL_BIST_SFT9001_PAIR_OPEN:
407 return (EFX_PHY_CABLE_STATUS_OPEN);
408 case MC_CMD_POLL_BIST_SFT9001_PAIR_OK:
409 return (EFX_PHY_CABLE_STATUS_OK);
411 return (EFX_PHY_CABLE_STATUS_INVALID);
415 __checkReturn efx_rc_t
418 __in efx_bist_type_t type,
419 __out efx_bist_result_t *resultp,
420 __out_opt __drv_when(count > 0, __notnull)
421 uint32_t *value_maskp,
422 __out_ecount_opt(count) __drv_when(count > 0, __notnull)
423 unsigned long *valuesp,
426 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
427 uint8_t payload[MAX(MC_CMD_POLL_BIST_IN_LEN,
428 MCDI_CTL_SDU_LEN_MAX)];
429 uint32_t value_mask = 0;
434 (void) memset(payload, 0, sizeof (payload));
435 req.emr_cmd = MC_CMD_POLL_BIST;
436 req.emr_in_buf = payload;
437 req.emr_in_length = MC_CMD_POLL_BIST_IN_LEN;
438 req.emr_out_buf = payload;
439 req.emr_out_length = MCDI_CTL_SDU_LEN_MAX;
441 efx_mcdi_execute(enp, &req);
443 if (req.emr_rc != 0) {
448 if (req.emr_out_length_used < MC_CMD_POLL_BIST_OUT_RESULT_OFST + 4) {
454 (void) memset(valuesp, '\0', count * sizeof (unsigned long));
456 result = MCDI_OUT_DWORD(req, POLL_BIST_OUT_RESULT);
458 /* Extract PHY specific results */
459 if (result == MC_CMD_POLL_BIST_PASSED &&
460 encp->enc_phy_type == EFX_PHY_SFT9001B &&
461 req.emr_out_length_used >= MC_CMD_POLL_BIST_OUT_SFT9001_LEN &&
462 (type == EFX_BIST_TYPE_PHY_CABLE_SHORT ||
463 type == EFX_BIST_TYPE_PHY_CABLE_LONG)) {
466 if (count > EFX_BIST_PHY_CABLE_LENGTH_A) {
468 valuesp[EFX_BIST_PHY_CABLE_LENGTH_A] =
470 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A);
471 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_A);
474 if (count > EFX_BIST_PHY_CABLE_LENGTH_B) {
476 valuesp[EFX_BIST_PHY_CABLE_LENGTH_B] =
478 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B);
479 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_B);
482 if (count > EFX_BIST_PHY_CABLE_LENGTH_C) {
484 valuesp[EFX_BIST_PHY_CABLE_LENGTH_C] =
486 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C);
487 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_C);
490 if (count > EFX_BIST_PHY_CABLE_LENGTH_D) {
492 valuesp[EFX_BIST_PHY_CABLE_LENGTH_D] =
494 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D);
495 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_D);
498 if (count > EFX_BIST_PHY_CABLE_STATUS_A) {
499 if (valuesp != NULL) {
500 word = MCDI_OUT_WORD(req,
501 POLL_BIST_OUT_SFT9001_CABLE_STATUS_A);
502 valuesp[EFX_BIST_PHY_CABLE_STATUS_A] =
503 siena_phy_sft9001_bist_status(word);
505 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_A);
508 if (count > EFX_BIST_PHY_CABLE_STATUS_B) {
509 if (valuesp != NULL) {
510 word = MCDI_OUT_WORD(req,
511 POLL_BIST_OUT_SFT9001_CABLE_STATUS_B);
512 valuesp[EFX_BIST_PHY_CABLE_STATUS_B] =
513 siena_phy_sft9001_bist_status(word);
515 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_B);
518 if (count > EFX_BIST_PHY_CABLE_STATUS_C) {
519 if (valuesp != NULL) {
520 word = MCDI_OUT_WORD(req,
521 POLL_BIST_OUT_SFT9001_CABLE_STATUS_C);
522 valuesp[EFX_BIST_PHY_CABLE_STATUS_C] =
523 siena_phy_sft9001_bist_status(word);
525 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_C);
528 if (count > EFX_BIST_PHY_CABLE_STATUS_D) {
529 if (valuesp != NULL) {
530 word = MCDI_OUT_WORD(req,
531 POLL_BIST_OUT_SFT9001_CABLE_STATUS_D);
532 valuesp[EFX_BIST_PHY_CABLE_STATUS_D] =
533 siena_phy_sft9001_bist_status(word);
535 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_D);
538 } else if (result == MC_CMD_POLL_BIST_FAILED &&
539 encp->enc_phy_type == EFX_PHY_QLX111V &&
540 req.emr_out_length >= MC_CMD_POLL_BIST_OUT_MRSFP_LEN &&
541 count > EFX_BIST_FAULT_CODE) {
543 valuesp[EFX_BIST_FAULT_CODE] =
544 MCDI_OUT_DWORD(req, POLL_BIST_OUT_MRSFP_TEST);
545 value_mask |= 1 << EFX_BIST_FAULT_CODE;
548 if (value_maskp != NULL)
549 *value_maskp = value_mask;
551 EFSYS_ASSERT(resultp != NULL);
552 if (result == MC_CMD_POLL_BIST_RUNNING)
553 *resultp = EFX_BIST_RESULT_RUNNING;
554 else if (result == MC_CMD_POLL_BIST_PASSED)
555 *resultp = EFX_BIST_RESULT_PASSED;
557 *resultp = EFX_BIST_RESULT_FAILED;
564 EFSYS_PROBE1(fail1, efx_rc_t, rc);
572 __in efx_bist_type_t type)
574 /* There is no way to stop BIST on Siena */
575 _NOTE(ARGUNUSED(enp, type))
578 #endif /* EFSYS_OPT_BIST */
580 #endif /* EFSYS_OPT_SIENA */