2 * Copyright (c) 2009-2016 Solarflare Communications Inc.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
8 * 1. Redistributions of source code must retain the above copyright notice,
9 * this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
14 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
15 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
16 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
17 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
18 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
19 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
20 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
21 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
22 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
23 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
24 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 * The views and conclusions contained in the software and documentation are
27 * those of the authors and should not be interpreted as representing official
28 * policies, either expressed or implied, of the FreeBSD Project.
38 __in uint32_t mcdi_cap,
39 __out uint32_t *maskp)
44 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10HDX_LBN))
45 mask |= (1 << EFX_PHY_CAP_10HDX);
46 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10FDX_LBN))
47 mask |= (1 << EFX_PHY_CAP_10FDX);
48 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_100HDX_LBN))
49 mask |= (1 << EFX_PHY_CAP_100HDX);
50 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_100FDX_LBN))
51 mask |= (1 << EFX_PHY_CAP_100FDX);
52 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_1000HDX_LBN))
53 mask |= (1 << EFX_PHY_CAP_1000HDX);
54 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_1000FDX_LBN))
55 mask |= (1 << EFX_PHY_CAP_1000FDX);
56 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_10000FDX_LBN))
57 mask |= (1 << EFX_PHY_CAP_10000FDX);
58 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_PAUSE_LBN))
59 mask |= (1 << EFX_PHY_CAP_PAUSE);
60 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_ASYM_LBN))
61 mask |= (1 << EFX_PHY_CAP_ASYM);
62 if (mcdi_cap & (1 << MC_CMD_PHY_CAP_AN_LBN))
63 mask |= (1 << EFX_PHY_CAP_AN);
69 siena_phy_decode_link_mode(
71 __in uint32_t link_flags,
72 __in unsigned int speed,
73 __in unsigned int fcntl,
74 __out efx_link_mode_t *link_modep,
75 __out unsigned int *fcntlp)
77 boolean_t fd = !!(link_flags &
78 (1 << MC_CMD_GET_LINK_OUT_FULL_DUPLEX_LBN));
79 boolean_t up = !!(link_flags &
80 (1 << MC_CMD_GET_LINK_OUT_LINK_UP_LBN));
85 *link_modep = EFX_LINK_DOWN;
86 else if (speed == 10000 && fd)
87 *link_modep = EFX_LINK_10000FDX;
88 else if (speed == 1000)
89 *link_modep = fd ? EFX_LINK_1000FDX : EFX_LINK_1000HDX;
90 else if (speed == 100)
91 *link_modep = fd ? EFX_LINK_100FDX : EFX_LINK_100HDX;
93 *link_modep = fd ? EFX_LINK_10FDX : EFX_LINK_10HDX;
95 *link_modep = EFX_LINK_UNKNOWN;
97 if (fcntl == MC_CMD_FCNTL_OFF)
99 else if (fcntl == MC_CMD_FCNTL_RESPOND)
100 *fcntlp = EFX_FCNTL_RESPOND;
101 else if (fcntl == MC_CMD_FCNTL_BIDIR)
102 *fcntlp = EFX_FCNTL_RESPOND | EFX_FCNTL_GENERATE;
104 EFSYS_PROBE1(mc_pcol_error, int, fcntl);
112 __in efx_qword_t *eqp,
113 __out efx_link_mode_t *link_modep)
115 efx_port_t *epp = &(enp->en_port);
116 unsigned int link_flags;
119 efx_link_mode_t link_mode;
120 uint32_t lp_cap_mask;
123 * Convert the LINKCHANGE speed enumeration into mbit/s, in the
124 * same way as GET_LINK encodes the speed
126 switch (MCDI_EV_FIELD(eqp, LINKCHANGE_SPEED)) {
127 case MCDI_EVENT_LINKCHANGE_SPEED_100M:
130 case MCDI_EVENT_LINKCHANGE_SPEED_1G:
133 case MCDI_EVENT_LINKCHANGE_SPEED_10G:
141 link_flags = MCDI_EV_FIELD(eqp, LINKCHANGE_LINK_FLAGS);
142 siena_phy_decode_link_mode(enp, link_flags, speed,
143 MCDI_EV_FIELD(eqp, LINKCHANGE_FCNTL),
145 siena_phy_decode_cap(MCDI_EV_FIELD(eqp, LINKCHANGE_LP_CAP),
149 * It's safe to update ep_lp_cap_mask without the driver's port lock
150 * because presumably any concurrently running efx_port_poll() is
151 * only going to arrive at the same value.
153 * ep_fcntl has two meanings. It's either the link common fcntl
154 * (if the PHY supports AN), or it's the forced link state. If
155 * the former, it's safe to update the value for the same reason as
156 * for ep_lp_cap_mask. If the latter, then just ignore the value,
157 * because we can race with efx_mac_fcntl_set().
159 epp->ep_lp_cap_mask = lp_cap_mask;
160 if (epp->ep_phy_cap_mask & (1 << EFX_PHY_CAP_AN))
161 epp->ep_fcntl = fcntl;
163 *link_modep = link_mode;
166 __checkReturn efx_rc_t
169 __in boolean_t power)
176 /* Check if the PHY is a zombie */
177 if ((rc = siena_phy_verify(enp)) != 0)
180 enp->en_reset_flags |= EFX_RESET_PHY;
185 EFSYS_PROBE1(fail1, efx_rc_t, rc);
190 __checkReturn efx_rc_t
193 __out siena_link_state_t *slsp)
196 uint8_t payload[MAX(MC_CMD_GET_LINK_IN_LEN,
197 MC_CMD_GET_LINK_OUT_LEN)];
200 (void) memset(payload, 0, sizeof (payload));
201 req.emr_cmd = MC_CMD_GET_LINK;
202 req.emr_in_buf = payload;
203 req.emr_in_length = MC_CMD_GET_LINK_IN_LEN;
204 req.emr_out_buf = payload;
205 req.emr_out_length = MC_CMD_GET_LINK_OUT_LEN;
207 efx_mcdi_execute(enp, &req);
209 if (req.emr_rc != 0) {
214 if (req.emr_out_length_used < MC_CMD_GET_LINK_OUT_LEN) {
219 siena_phy_decode_cap(MCDI_OUT_DWORD(req, GET_LINK_OUT_CAP),
220 &slsp->sls_adv_cap_mask);
221 siena_phy_decode_cap(MCDI_OUT_DWORD(req, GET_LINK_OUT_LP_CAP),
222 &slsp->sls_lp_cap_mask);
224 siena_phy_decode_link_mode(enp, MCDI_OUT_DWORD(req, GET_LINK_OUT_FLAGS),
225 MCDI_OUT_DWORD(req, GET_LINK_OUT_LINK_SPEED),
226 MCDI_OUT_DWORD(req, GET_LINK_OUT_FCNTL),
227 &slsp->sls_link_mode, &slsp->sls_fcntl);
229 slsp->sls_mac_up = MCDI_OUT_DWORD(req, GET_LINK_OUT_MAC_FAULT) == 0;
236 EFSYS_PROBE1(fail1, efx_rc_t, rc);
241 __checkReturn efx_rc_t
242 siena_phy_reconfigure(
245 efx_port_t *epp = &(enp->en_port);
247 uint8_t payload[MAX(MAX(MC_CMD_SET_ID_LED_IN_LEN,
248 MC_CMD_SET_ID_LED_OUT_LEN),
249 MAX(MC_CMD_SET_LINK_IN_LEN,
250 MC_CMD_SET_LINK_OUT_LEN))];
252 unsigned int led_mode;
256 (void) memset(payload, 0, sizeof (payload));
257 req.emr_cmd = MC_CMD_SET_LINK;
258 req.emr_in_buf = payload;
259 req.emr_in_length = MC_CMD_SET_LINK_IN_LEN;
260 req.emr_out_buf = payload;
261 req.emr_out_length = MC_CMD_SET_LINK_OUT_LEN;
263 cap_mask = epp->ep_adv_cap_mask;
264 MCDI_IN_POPULATE_DWORD_10(req, SET_LINK_IN_CAP,
265 PHY_CAP_10HDX, (cap_mask >> EFX_PHY_CAP_10HDX) & 0x1,
266 PHY_CAP_10FDX, (cap_mask >> EFX_PHY_CAP_10FDX) & 0x1,
267 PHY_CAP_100HDX, (cap_mask >> EFX_PHY_CAP_100HDX) & 0x1,
268 PHY_CAP_100FDX, (cap_mask >> EFX_PHY_CAP_100FDX) & 0x1,
269 PHY_CAP_1000HDX, (cap_mask >> EFX_PHY_CAP_1000HDX) & 0x1,
270 PHY_CAP_1000FDX, (cap_mask >> EFX_PHY_CAP_1000FDX) & 0x1,
271 PHY_CAP_10000FDX, (cap_mask >> EFX_PHY_CAP_10000FDX) & 0x1,
272 PHY_CAP_PAUSE, (cap_mask >> EFX_PHY_CAP_PAUSE) & 0x1,
273 PHY_CAP_ASYM, (cap_mask >> EFX_PHY_CAP_ASYM) & 0x1,
274 PHY_CAP_AN, (cap_mask >> EFX_PHY_CAP_AN) & 0x1);
276 MCDI_IN_SET_DWORD(req, SET_LINK_IN_LOOPBACK_MODE, MC_CMD_LOOPBACK_NONE);
278 MCDI_IN_SET_DWORD(req, SET_LINK_IN_LOOPBACK_SPEED, speed);
280 #if EFSYS_OPT_PHY_FLAGS
281 MCDI_IN_SET_DWORD(req, SET_LINK_IN_FLAGS, epp->ep_phy_flags);
283 MCDI_IN_SET_DWORD(req, SET_LINK_IN_FLAGS, 0);
284 #endif /* EFSYS_OPT_PHY_FLAGS */
286 efx_mcdi_execute(enp, &req);
288 if (req.emr_rc != 0) {
293 /* And set the blink mode */
294 (void) memset(payload, 0, sizeof (payload));
295 req.emr_cmd = MC_CMD_SET_ID_LED;
296 req.emr_in_buf = payload;
297 req.emr_in_length = MC_CMD_SET_ID_LED_IN_LEN;
298 req.emr_out_buf = payload;
299 req.emr_out_length = MC_CMD_SET_ID_LED_OUT_LEN;
301 #if EFSYS_OPT_PHY_LED_CONTROL
302 switch (epp->ep_phy_led_mode) {
303 case EFX_PHY_LED_DEFAULT:
304 led_mode = MC_CMD_LED_DEFAULT;
306 case EFX_PHY_LED_OFF:
307 led_mode = MC_CMD_LED_OFF;
310 led_mode = MC_CMD_LED_ON;
314 led_mode = MC_CMD_LED_DEFAULT;
317 MCDI_IN_SET_DWORD(req, SET_ID_LED_IN_STATE, led_mode);
319 MCDI_IN_SET_DWORD(req, SET_ID_LED_IN_STATE, MC_CMD_LED_DEFAULT);
320 #endif /* EFSYS_OPT_PHY_LED_CONTROL */
322 efx_mcdi_execute(enp, &req);
324 if (req.emr_rc != 0) {
334 EFSYS_PROBE1(fail1, efx_rc_t, rc);
339 __checkReturn efx_rc_t
344 uint8_t payload[MAX(MC_CMD_GET_PHY_STATE_IN_LEN,
345 MC_CMD_GET_PHY_STATE_OUT_LEN)];
349 (void) memset(payload, 0, sizeof (payload));
350 req.emr_cmd = MC_CMD_GET_PHY_STATE;
351 req.emr_in_buf = payload;
352 req.emr_in_length = MC_CMD_GET_PHY_STATE_IN_LEN;
353 req.emr_out_buf = payload;
354 req.emr_out_length = MC_CMD_GET_PHY_STATE_OUT_LEN;
356 efx_mcdi_execute(enp, &req);
358 if (req.emr_rc != 0) {
363 if (req.emr_out_length_used < MC_CMD_GET_PHY_STATE_OUT_LEN) {
368 state = MCDI_OUT_DWORD(req, GET_PHY_STATE_OUT_STATE);
369 if (state != MC_CMD_PHY_STATE_OK) {
370 if (state != MC_CMD_PHY_STATE_ZOMBIE)
371 EFSYS_PROBE1(mc_pcol_error, int, state);
383 EFSYS_PROBE1(fail1, efx_rc_t, rc);
388 __checkReturn efx_rc_t
391 __out uint32_t *ouip)
393 _NOTE(ARGUNUSED(enp, ouip))
398 #if EFSYS_OPT_PHY_STATS
400 #define SIENA_SIMPLE_STAT_SET(_vmask, _esmp, _smask, _stat, \
401 _mc_record, _efx_record) \
402 if ((_vmask) & (1ULL << (_mc_record))) { \
403 (_smask) |= (1ULL << (_efx_record)); \
404 if ((_stat) != NULL && !EFSYS_MEM_IS_NULL(_esmp)) { \
406 EFSYS_MEM_READD(_esmp, (_mc_record) * 4, &dword);\
407 (_stat)[_efx_record] = \
408 EFX_DWORD_FIELD(dword, EFX_DWORD_0); \
412 #define SIENA_SIMPLE_STAT_SET2(_vmask, _esmp, _smask, _stat, _record) \
413 SIENA_SIMPLE_STAT_SET(_vmask, _esmp, _smask, _stat, \
414 MC_CMD_ ## _record, \
415 EFX_PHY_STAT_ ## _record)
418 siena_phy_decode_stats(
421 __in_opt efsys_mem_t *esmp,
422 __out_opt uint64_t *smaskp,
423 __inout_ecount_opt(EFX_PHY_NSTATS) uint32_t *stat)
427 _NOTE(ARGUNUSED(enp))
429 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, OUI);
430 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PMA_PMD_LINK_UP);
431 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PMA_PMD_RX_FAULT);
432 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PMA_PMD_TX_FAULT);
434 if (vmask & (1 << MC_CMD_PMA_PMD_SIGNAL)) {
435 smask |= ((1ULL << EFX_PHY_STAT_PMA_PMD_SIGNAL_A) |
436 (1ULL << EFX_PHY_STAT_PMA_PMD_SIGNAL_B) |
437 (1ULL << EFX_PHY_STAT_PMA_PMD_SIGNAL_C) |
438 (1ULL << EFX_PHY_STAT_PMA_PMD_SIGNAL_D));
439 if (stat != NULL && esmp != NULL && !EFSYS_MEM_IS_NULL(esmp)) {
442 EFSYS_MEM_READD(esmp, 4 * MC_CMD_PMA_PMD_SIGNAL,
444 sig = EFX_DWORD_FIELD(dword, EFX_DWORD_0);
445 stat[EFX_PHY_STAT_PMA_PMD_SIGNAL_A] = (sig >> 1) & 1;
446 stat[EFX_PHY_STAT_PMA_PMD_SIGNAL_B] = (sig >> 2) & 1;
447 stat[EFX_PHY_STAT_PMA_PMD_SIGNAL_C] = (sig >> 3) & 1;
448 stat[EFX_PHY_STAT_PMA_PMD_SIGNAL_D] = (sig >> 4) & 1;
452 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PMA_PMD_SNR_A,
454 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PMA_PMD_SNR_B,
456 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PMA_PMD_SNR_C,
458 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PMA_PMD_SNR_D,
461 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PCS_LINK_UP);
462 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PCS_RX_FAULT);
463 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PCS_TX_FAULT);
464 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PCS_BER);
465 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, PCS_BLOCK_ERRORS);
467 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PHYXS_LINK_UP,
468 EFX_PHY_STAT_PHY_XS_LINK_UP);
469 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PHYXS_RX_FAULT,
470 EFX_PHY_STAT_PHY_XS_RX_FAULT);
471 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PHYXS_TX_FAULT,
472 EFX_PHY_STAT_PHY_XS_TX_FAULT);
473 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_PHYXS_ALIGN,
474 EFX_PHY_STAT_PHY_XS_ALIGN);
476 if (vmask & (1 << MC_CMD_PHYXS_SYNC)) {
477 smask |= ((1 << EFX_PHY_STAT_PHY_XS_SYNC_A) |
478 (1 << EFX_PHY_STAT_PHY_XS_SYNC_B) |
479 (1 << EFX_PHY_STAT_PHY_XS_SYNC_C) |
480 (1 << EFX_PHY_STAT_PHY_XS_SYNC_D));
481 if (stat != NULL && !EFSYS_MEM_IS_NULL(esmp)) {
484 EFSYS_MEM_READD(esmp, 4 * MC_CMD_PHYXS_SYNC, &dword);
485 sync = EFX_DWORD_FIELD(dword, EFX_DWORD_0);
486 stat[EFX_PHY_STAT_PHY_XS_SYNC_A] = (sync >> 0) & 1;
487 stat[EFX_PHY_STAT_PHY_XS_SYNC_B] = (sync >> 1) & 1;
488 stat[EFX_PHY_STAT_PHY_XS_SYNC_C] = (sync >> 2) & 1;
489 stat[EFX_PHY_STAT_PHY_XS_SYNC_D] = (sync >> 3) & 1;
493 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, AN_LINK_UP);
494 SIENA_SIMPLE_STAT_SET2(vmask, esmp, smask, stat, AN_COMPLETE);
496 SIENA_SIMPLE_STAT_SET(vmask, esmp, smask, stat, MC_CMD_CL22_LINK_UP,
497 EFX_PHY_STAT_CL22EXT_LINK_UP);
503 __checkReturn efx_rc_t
504 siena_phy_stats_update(
506 __in efsys_mem_t *esmp,
507 __inout_ecount(EFX_PHY_NSTATS) uint32_t *stat)
509 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
510 uint32_t vmask = encp->enc_mcdi_phy_stat_mask;
513 uint8_t payload[MAX(MC_CMD_PHY_STATS_IN_LEN,
514 MC_CMD_PHY_STATS_OUT_DMA_LEN)];
517 (void) memset(payload, 0, sizeof (payload));
518 req.emr_cmd = MC_CMD_PHY_STATS;
519 req.emr_in_buf = payload;
520 req.emr_in_length = MC_CMD_PHY_STATS_IN_LEN;
521 req.emr_out_buf = payload;
522 req.emr_out_length = MC_CMD_PHY_STATS_OUT_DMA_LEN;
524 MCDI_IN_SET_DWORD(req, PHY_STATS_IN_DMA_ADDR_LO,
525 EFSYS_MEM_ADDR(esmp) & 0xffffffff);
526 MCDI_IN_SET_DWORD(req, PHY_STATS_IN_DMA_ADDR_HI,
527 EFSYS_MEM_ADDR(esmp) >> 32);
529 efx_mcdi_execute(enp, &req);
531 if (req.emr_rc != 0) {
535 EFSYS_ASSERT3U(req.emr_out_length, ==, MC_CMD_PHY_STATS_OUT_DMA_LEN);
537 siena_phy_decode_stats(enp, vmask, esmp, &smask, stat);
538 EFSYS_ASSERT(smask == encp->enc_phy_stat_mask);
543 EFSYS_PROBE1(fail1, efx_rc_t, rc);
548 #endif /* EFSYS_OPT_PHY_STATS */
552 __checkReturn efx_rc_t
553 siena_phy_bist_start(
555 __in efx_bist_type_t type)
559 if ((rc = efx_mcdi_bist_start(enp, type)) != 0)
565 EFSYS_PROBE1(fail1, efx_rc_t, rc);
570 static __checkReturn unsigned long
571 siena_phy_sft9001_bist_status(
575 case MC_CMD_POLL_BIST_SFT9001_PAIR_BUSY:
576 return (EFX_PHY_CABLE_STATUS_BUSY);
577 case MC_CMD_POLL_BIST_SFT9001_INTER_PAIR_SHORT:
578 return (EFX_PHY_CABLE_STATUS_INTERPAIRSHORT);
579 case MC_CMD_POLL_BIST_SFT9001_INTRA_PAIR_SHORT:
580 return (EFX_PHY_CABLE_STATUS_INTRAPAIRSHORT);
581 case MC_CMD_POLL_BIST_SFT9001_PAIR_OPEN:
582 return (EFX_PHY_CABLE_STATUS_OPEN);
583 case MC_CMD_POLL_BIST_SFT9001_PAIR_OK:
584 return (EFX_PHY_CABLE_STATUS_OK);
586 return (EFX_PHY_CABLE_STATUS_INVALID);
590 __checkReturn efx_rc_t
593 __in efx_bist_type_t type,
594 __out efx_bist_result_t *resultp,
595 __out_opt __drv_when(count > 0, __notnull)
596 uint32_t *value_maskp,
597 __out_ecount_opt(count) __drv_when(count > 0, __notnull)
598 unsigned long *valuesp,
601 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
602 uint8_t payload[MAX(MC_CMD_POLL_BIST_IN_LEN,
603 MCDI_CTL_SDU_LEN_MAX)];
604 uint32_t value_mask = 0;
609 (void) memset(payload, 0, sizeof (payload));
610 req.emr_cmd = MC_CMD_POLL_BIST;
611 req.emr_in_buf = payload;
612 req.emr_in_length = MC_CMD_POLL_BIST_IN_LEN;
613 req.emr_out_buf = payload;
614 req.emr_out_length = MCDI_CTL_SDU_LEN_MAX;
616 efx_mcdi_execute(enp, &req);
618 if (req.emr_rc != 0) {
623 if (req.emr_out_length_used < MC_CMD_POLL_BIST_OUT_RESULT_OFST + 4) {
629 (void) memset(valuesp, '\0', count * sizeof (unsigned long));
631 result = MCDI_OUT_DWORD(req, POLL_BIST_OUT_RESULT);
633 /* Extract PHY specific results */
634 if (result == MC_CMD_POLL_BIST_PASSED &&
635 encp->enc_phy_type == EFX_PHY_SFT9001B &&
636 req.emr_out_length_used >= MC_CMD_POLL_BIST_OUT_SFT9001_LEN &&
637 (type == EFX_BIST_TYPE_PHY_CABLE_SHORT ||
638 type == EFX_BIST_TYPE_PHY_CABLE_LONG)) {
641 if (count > EFX_BIST_PHY_CABLE_LENGTH_A) {
643 valuesp[EFX_BIST_PHY_CABLE_LENGTH_A] =
645 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_A);
646 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_A);
649 if (count > EFX_BIST_PHY_CABLE_LENGTH_B) {
651 valuesp[EFX_BIST_PHY_CABLE_LENGTH_B] =
653 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_B);
654 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_B);
657 if (count > EFX_BIST_PHY_CABLE_LENGTH_C) {
659 valuesp[EFX_BIST_PHY_CABLE_LENGTH_C] =
661 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_C);
662 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_C);
665 if (count > EFX_BIST_PHY_CABLE_LENGTH_D) {
667 valuesp[EFX_BIST_PHY_CABLE_LENGTH_D] =
669 POLL_BIST_OUT_SFT9001_CABLE_LENGTH_D);
670 value_mask |= (1 << EFX_BIST_PHY_CABLE_LENGTH_D);
673 if (count > EFX_BIST_PHY_CABLE_STATUS_A) {
674 if (valuesp != NULL) {
675 word = MCDI_OUT_WORD(req,
676 POLL_BIST_OUT_SFT9001_CABLE_STATUS_A);
677 valuesp[EFX_BIST_PHY_CABLE_STATUS_A] =
678 siena_phy_sft9001_bist_status(word);
680 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_A);
683 if (count > EFX_BIST_PHY_CABLE_STATUS_B) {
684 if (valuesp != NULL) {
685 word = MCDI_OUT_WORD(req,
686 POLL_BIST_OUT_SFT9001_CABLE_STATUS_B);
687 valuesp[EFX_BIST_PHY_CABLE_STATUS_B] =
688 siena_phy_sft9001_bist_status(word);
690 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_B);
693 if (count > EFX_BIST_PHY_CABLE_STATUS_C) {
694 if (valuesp != NULL) {
695 word = MCDI_OUT_WORD(req,
696 POLL_BIST_OUT_SFT9001_CABLE_STATUS_C);
697 valuesp[EFX_BIST_PHY_CABLE_STATUS_C] =
698 siena_phy_sft9001_bist_status(word);
700 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_C);
703 if (count > EFX_BIST_PHY_CABLE_STATUS_D) {
704 if (valuesp != NULL) {
705 word = MCDI_OUT_WORD(req,
706 POLL_BIST_OUT_SFT9001_CABLE_STATUS_D);
707 valuesp[EFX_BIST_PHY_CABLE_STATUS_D] =
708 siena_phy_sft9001_bist_status(word);
710 value_mask |= (1 << EFX_BIST_PHY_CABLE_STATUS_D);
713 } else if (result == MC_CMD_POLL_BIST_FAILED &&
714 encp->enc_phy_type == EFX_PHY_QLX111V &&
715 req.emr_out_length >= MC_CMD_POLL_BIST_OUT_MRSFP_LEN &&
716 count > EFX_BIST_FAULT_CODE) {
718 valuesp[EFX_BIST_FAULT_CODE] =
719 MCDI_OUT_DWORD(req, POLL_BIST_OUT_MRSFP_TEST);
720 value_mask |= 1 << EFX_BIST_FAULT_CODE;
723 if (value_maskp != NULL)
724 *value_maskp = value_mask;
726 EFSYS_ASSERT(resultp != NULL);
727 if (result == MC_CMD_POLL_BIST_RUNNING)
728 *resultp = EFX_BIST_RESULT_RUNNING;
729 else if (result == MC_CMD_POLL_BIST_PASSED)
730 *resultp = EFX_BIST_RESULT_PASSED;
732 *resultp = EFX_BIST_RESULT_FAILED;
739 EFSYS_PROBE1(fail1, efx_rc_t, rc);
747 __in efx_bist_type_t type)
749 /* There is no way to stop BIST on Siena */
750 _NOTE(ARGUNUSED(enp, type))
753 #endif /* EFSYS_OPT_BIST */
755 #endif /* EFSYS_OPT_SIENA */