4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
43 #include <rte_byteorder.h>
44 #include <rte_common.h>
45 #include <rte_cycles.h>
47 #include <rte_interrupts.h>
49 #include <rte_debug.h>
51 #include <rte_atomic.h>
52 #include <rte_branch_prediction.h>
53 #include <rte_memory.h>
54 #include <rte_memzone.h>
56 #include <rte_alarm.h>
57 #include <rte_ether.h>
58 #include <rte_ethdev.h>
59 #include <rte_atomic.h>
60 #include <rte_string_fns.h>
61 #include <rte_malloc.h>
64 #include "base/vmxnet3_defs.h"
66 #include "vmxnet3_ring.h"
67 #include "vmxnet3_logs.h"
68 #include "vmxnet3_ethdev.h"
70 #define PROCESS_SYS_EVENTS 0
72 #define VMXNET3_TX_MAX_SEG UINT8_MAX
74 static int eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev);
75 static int eth_vmxnet3_dev_uninit(struct rte_eth_dev *eth_dev);
76 static int vmxnet3_dev_configure(struct rte_eth_dev *dev);
77 static int vmxnet3_dev_start(struct rte_eth_dev *dev);
78 static void vmxnet3_dev_stop(struct rte_eth_dev *dev);
79 static void vmxnet3_dev_close(struct rte_eth_dev *dev);
80 static void vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set);
81 static void vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev);
82 static void vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev);
83 static void vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev);
84 static void vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev);
85 static int vmxnet3_dev_link_update(struct rte_eth_dev *dev,
86 int wait_to_complete);
87 static void vmxnet3_dev_stats_get(struct rte_eth_dev *dev,
88 struct rte_eth_stats *stats);
89 static void vmxnet3_dev_info_get(struct rte_eth_dev *dev,
90 struct rte_eth_dev_info *dev_info);
91 static const uint32_t *
92 vmxnet3_dev_supported_ptypes_get(struct rte_eth_dev *dev);
93 static int vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev,
94 uint16_t vid, int on);
95 static void vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask);
96 static void vmxnet3_mac_addr_set(struct rte_eth_dev *dev,
97 struct ether_addr *mac_addr);
99 #if PROCESS_SYS_EVENTS == 1
100 static void vmxnet3_process_events(struct vmxnet3_hw *);
103 * The set of PCI devices this driver supports
105 #define VMWARE_PCI_VENDOR_ID 0x15AD
106 #define VMWARE_DEV_ID_VMXNET3 0x07B0
107 static const struct rte_pci_id pci_id_vmxnet3_map[] = {
108 { RTE_PCI_DEVICE(VMWARE_PCI_VENDOR_ID, VMWARE_DEV_ID_VMXNET3) },
109 { .vendor_id = 0, /* sentinel */ },
112 static const struct eth_dev_ops vmxnet3_eth_dev_ops = {
113 .dev_configure = vmxnet3_dev_configure,
114 .dev_start = vmxnet3_dev_start,
115 .dev_stop = vmxnet3_dev_stop,
116 .dev_close = vmxnet3_dev_close,
117 .promiscuous_enable = vmxnet3_dev_promiscuous_enable,
118 .promiscuous_disable = vmxnet3_dev_promiscuous_disable,
119 .allmulticast_enable = vmxnet3_dev_allmulticast_enable,
120 .allmulticast_disable = vmxnet3_dev_allmulticast_disable,
121 .link_update = vmxnet3_dev_link_update,
122 .stats_get = vmxnet3_dev_stats_get,
123 .mac_addr_set = vmxnet3_mac_addr_set,
124 .dev_infos_get = vmxnet3_dev_info_get,
125 .dev_supported_ptypes_get = vmxnet3_dev_supported_ptypes_get,
126 .vlan_filter_set = vmxnet3_dev_vlan_filter_set,
127 .vlan_offload_set = vmxnet3_dev_vlan_offload_set,
128 .rx_queue_setup = vmxnet3_dev_rx_queue_setup,
129 .rx_queue_release = vmxnet3_dev_rx_queue_release,
130 .tx_queue_setup = vmxnet3_dev_tx_queue_setup,
131 .tx_queue_release = vmxnet3_dev_tx_queue_release,
134 static const struct rte_memzone *
135 gpa_zone_reserve(struct rte_eth_dev *dev, uint32_t size,
136 const char *post_string, int socket_id,
137 uint16_t align, bool reuse)
139 char z_name[RTE_MEMZONE_NAMESIZE];
140 const struct rte_memzone *mz;
142 snprintf(z_name, sizeof(z_name), "%s_%d_%s",
143 dev->data->drv_name, dev->data->port_id, post_string);
145 mz = rte_memzone_lookup(z_name);
148 rte_memzone_free(mz);
149 return rte_memzone_reserve_aligned(z_name, size, socket_id,
156 return rte_memzone_reserve_aligned(z_name, size, socket_id, 0, align);
160 * Atomically reads the link status information from global
161 * structure rte_eth_dev.
164 * - Pointer to the structure rte_eth_dev to read from.
165 * - Pointer to the buffer to be saved with the link status.
168 * - On success, zero.
169 * - On failure, negative value.
173 vmxnet3_dev_atomic_read_link_status(struct rte_eth_dev *dev,
174 struct rte_eth_link *link)
176 struct rte_eth_link *dst = link;
177 struct rte_eth_link *src = &(dev->data->dev_link);
179 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
180 *(uint64_t *)src) == 0)
187 * Atomically writes the link status information into global
188 * structure rte_eth_dev.
191 * - Pointer to the structure rte_eth_dev to write to.
192 * - Pointer to the buffer to be saved with the link status.
195 * - On success, zero.
196 * - On failure, negative value.
199 vmxnet3_dev_atomic_write_link_status(struct rte_eth_dev *dev,
200 struct rte_eth_link *link)
202 struct rte_eth_link *dst = &(dev->data->dev_link);
203 struct rte_eth_link *src = link;
205 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
206 *(uint64_t *)src) == 0)
213 * This function is based on vmxnet3_disable_intr()
216 vmxnet3_disable_intr(struct vmxnet3_hw *hw)
220 PMD_INIT_FUNC_TRACE();
222 hw->shared->devRead.intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
223 for (i = 0; i < VMXNET3_MAX_INTRS; i++)
224 VMXNET3_WRITE_BAR0_REG(hw, VMXNET3_REG_IMR + i * 8, 1);
228 * Gets tx data ring descriptor size.
231 eth_vmxnet3_txdata_get(struct vmxnet3_hw *hw)
233 uint16 txdata_desc_size;
235 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
236 VMXNET3_CMD_GET_TXDATA_DESC_SIZE);
237 txdata_desc_size = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
239 return (txdata_desc_size < VMXNET3_TXDATA_DESC_MIN_SIZE ||
240 txdata_desc_size > VMXNET3_TXDATA_DESC_MAX_SIZE ||
241 txdata_desc_size & VMXNET3_TXDATA_DESC_SIZE_MASK) ?
242 sizeof(struct Vmxnet3_TxDataDesc) : txdata_desc_size;
246 * It returns 0 on success.
249 eth_vmxnet3_dev_init(struct rte_eth_dev *eth_dev)
251 struct rte_pci_device *pci_dev;
252 struct vmxnet3_hw *hw = eth_dev->data->dev_private;
253 uint32_t mac_hi, mac_lo, ver;
255 PMD_INIT_FUNC_TRACE();
257 eth_dev->dev_ops = &vmxnet3_eth_dev_ops;
258 eth_dev->rx_pkt_burst = &vmxnet3_recv_pkts;
259 eth_dev->tx_pkt_burst = &vmxnet3_xmit_pkts;
260 eth_dev->tx_pkt_prepare = vmxnet3_prep_pkts;
261 pci_dev = RTE_DEV_TO_PCI(eth_dev->device);
264 * for secondary processes, we don't initialize any further as primary
265 * has already done this work.
267 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
270 rte_eth_copy_pci_info(eth_dev, pci_dev);
271 eth_dev->data->dev_flags |= RTE_ETH_DEV_DETACHABLE;
273 /* Vendor and Device ID need to be set before init of shared code */
274 hw->device_id = pci_dev->id.device_id;
275 hw->vendor_id = pci_dev->id.vendor_id;
276 hw->hw_addr0 = (void *)pci_dev->mem_resource[0].addr;
277 hw->hw_addr1 = (void *)pci_dev->mem_resource[1].addr;
279 hw->num_rx_queues = 1;
280 hw->num_tx_queues = 1;
281 hw->bufs_per_pkt = 1;
283 /* Check h/w version compatibility with driver. */
284 ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_VRRS);
285 PMD_INIT_LOG(DEBUG, "Hardware version : %d", ver);
287 if (ver & (1 << VMXNET3_REV_3)) {
288 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_VRRS,
290 hw->version = VMXNET3_REV_3 + 1;
291 } else if (ver & (1 << VMXNET3_REV_2)) {
292 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_VRRS,
294 hw->version = VMXNET3_REV_2 + 1;
295 } else if (ver & (1 << VMXNET3_REV_1)) {
296 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_VRRS,
298 hw->version = VMXNET3_REV_1 + 1;
300 PMD_INIT_LOG(ERR, "Incompatible hardware version: %d", ver);
304 PMD_INIT_LOG(DEBUG, "Using device version %d\n", hw->version);
306 /* Check UPT version compatibility with driver. */
307 ver = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_UVRS);
308 PMD_INIT_LOG(DEBUG, "UPT hardware version : %d", ver);
310 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_UVRS, 1);
312 PMD_INIT_LOG(ERR, "Incompatible UPT version.");
316 /* Getting MAC Address */
317 mac_lo = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACL);
318 mac_hi = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_MACH);
319 memcpy(hw->perm_addr, &mac_lo, 4);
320 memcpy(hw->perm_addr + 4, &mac_hi, 2);
322 /* Allocate memory for storing MAC addresses */
323 eth_dev->data->mac_addrs = rte_zmalloc("vmxnet3", ETHER_ADDR_LEN *
324 VMXNET3_MAX_MAC_ADDRS, 0);
325 if (eth_dev->data->mac_addrs == NULL) {
327 "Failed to allocate %d bytes needed to store MAC addresses",
328 ETHER_ADDR_LEN * VMXNET3_MAX_MAC_ADDRS);
331 /* Copy the permanent MAC address */
332 ether_addr_copy((struct ether_addr *) hw->perm_addr,
333 ð_dev->data->mac_addrs[0]);
335 PMD_INIT_LOG(DEBUG, "MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
336 hw->perm_addr[0], hw->perm_addr[1], hw->perm_addr[2],
337 hw->perm_addr[3], hw->perm_addr[4], hw->perm_addr[5]);
339 /* Put device in Quiesce Mode */
340 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
342 /* allow untagged pkts */
343 VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, 0);
345 hw->txdata_desc_size = VMXNET3_VERSION_GE_3(hw) ?
346 eth_vmxnet3_txdata_get(hw) : sizeof(struct Vmxnet3_TxDataDesc);
348 hw->rxdata_desc_size = VMXNET3_VERSION_GE_3(hw) ?
349 VMXNET3_DEF_RXDATA_DESC_SIZE : 0;
350 RTE_ASSERT((hw->rxdata_desc_size & ~VMXNET3_RXDATA_DESC_SIZE_MASK) ==
351 hw->rxdata_desc_size);
357 eth_vmxnet3_dev_uninit(struct rte_eth_dev *eth_dev)
359 struct vmxnet3_hw *hw = eth_dev->data->dev_private;
361 PMD_INIT_FUNC_TRACE();
363 if (rte_eal_process_type() != RTE_PROC_PRIMARY)
366 if (hw->adapter_stopped == 0)
367 vmxnet3_dev_close(eth_dev);
369 eth_dev->dev_ops = NULL;
370 eth_dev->rx_pkt_burst = NULL;
371 eth_dev->tx_pkt_burst = NULL;
372 eth_dev->tx_pkt_prepare = NULL;
374 rte_free(eth_dev->data->mac_addrs);
375 eth_dev->data->mac_addrs = NULL;
380 static struct eth_driver rte_vmxnet3_pmd = {
382 .id_table = pci_id_vmxnet3_map,
383 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
384 .probe = rte_eth_dev_pci_probe,
385 .remove = rte_eth_dev_pci_remove,
387 .eth_dev_init = eth_vmxnet3_dev_init,
388 .eth_dev_uninit = eth_vmxnet3_dev_uninit,
389 .dev_private_size = sizeof(struct vmxnet3_hw),
393 vmxnet3_dev_configure(struct rte_eth_dev *dev)
395 const struct rte_memzone *mz;
396 struct vmxnet3_hw *hw = dev->data->dev_private;
399 PMD_INIT_FUNC_TRACE();
401 if (dev->data->nb_tx_queues > VMXNET3_MAX_TX_QUEUES ||
402 dev->data->nb_rx_queues > VMXNET3_MAX_RX_QUEUES) {
403 PMD_INIT_LOG(ERR, "ERROR: Number of queues not supported");
407 if (!rte_is_power_of_2(dev->data->nb_rx_queues)) {
408 PMD_INIT_LOG(ERR, "ERROR: Number of rx queues not power of 2");
412 size = dev->data->nb_rx_queues * sizeof(struct Vmxnet3_TxQueueDesc) +
413 dev->data->nb_tx_queues * sizeof(struct Vmxnet3_RxQueueDesc);
415 if (size > UINT16_MAX)
418 hw->num_rx_queues = (uint8_t)dev->data->nb_rx_queues;
419 hw->num_tx_queues = (uint8_t)dev->data->nb_tx_queues;
422 * Allocate a memzone for Vmxnet3_DriverShared - Vmxnet3_DSDevRead
425 mz = gpa_zone_reserve(dev, sizeof(struct Vmxnet3_DriverShared),
426 "shared", rte_socket_id(), 8, 1);
429 PMD_INIT_LOG(ERR, "ERROR: Creating shared zone");
432 memset(mz->addr, 0, mz->len);
434 hw->shared = mz->addr;
435 hw->sharedPA = mz->phys_addr;
438 * Allocate a memzone for Vmxnet3_RxQueueDesc - Vmxnet3_TxQueueDesc
441 * We cannot reuse this memzone from previous allocation as its size
442 * depends on the number of tx and rx queues, which could be different
443 * from one config to another.
445 mz = gpa_zone_reserve(dev, size, "queuedesc", rte_socket_id(),
446 VMXNET3_QUEUE_DESC_ALIGN, 0);
448 PMD_INIT_LOG(ERR, "ERROR: Creating queue descriptors zone");
451 memset(mz->addr, 0, mz->len);
453 hw->tqd_start = (Vmxnet3_TxQueueDesc *)mz->addr;
454 hw->rqd_start = (Vmxnet3_RxQueueDesc *)(hw->tqd_start + hw->num_tx_queues);
456 hw->queueDescPA = mz->phys_addr;
457 hw->queue_desc_len = (uint16_t)size;
459 if (dev->data->dev_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
460 /* Allocate memory structure for UPT1_RSSConf and configure */
461 mz = gpa_zone_reserve(dev, sizeof(struct VMXNET3_RSSConf),
462 "rss_conf", rte_socket_id(),
463 RTE_CACHE_LINE_SIZE, 1);
466 "ERROR: Creating rss_conf structure zone");
469 memset(mz->addr, 0, mz->len);
471 hw->rss_conf = mz->addr;
472 hw->rss_confPA = mz->phys_addr;
479 vmxnet3_write_mac(struct vmxnet3_hw *hw, const uint8_t *addr)
484 "Writing MAC Address : %02x:%02x:%02x:%02x:%02x:%02x",
485 addr[0], addr[1], addr[2],
486 addr[3], addr[4], addr[5]);
488 val = *(const uint32_t *)addr;
489 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACL, val);
491 val = (addr[5] << 8) | addr[4];
492 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_MACH, val);
496 vmxnet3_dev_setup_memreg(struct rte_eth_dev *dev)
498 struct vmxnet3_hw *hw = dev->data->dev_private;
499 Vmxnet3_DriverShared *shared = hw->shared;
500 Vmxnet3_CmdInfo *cmdInfo;
501 struct rte_mempool *mp[VMXNET3_MAX_RX_QUEUES];
502 uint8_t index[VMXNET3_MAX_RX_QUEUES + VMXNET3_MAX_TX_QUEUES];
503 uint32_t num, i, j, size;
505 if (hw->memRegsPA == 0) {
506 const struct rte_memzone *mz;
508 size = sizeof(Vmxnet3_MemRegs) +
509 (VMXNET3_MAX_RX_QUEUES + VMXNET3_MAX_TX_QUEUES) *
510 sizeof(Vmxnet3_MemoryRegion);
512 mz = gpa_zone_reserve(dev, size, "memRegs", rte_socket_id(), 8,
515 PMD_INIT_LOG(ERR, "ERROR: Creating memRegs zone");
518 memset(mz->addr, 0, mz->len);
519 hw->memRegs = mz->addr;
520 hw->memRegsPA = mz->phys_addr;
523 num = hw->num_rx_queues;
525 for (i = 0; i < num; i++) {
526 vmxnet3_rx_queue_t *rxq = dev->data->rx_queues[i];
533 * The same mempool could be used by multiple queues. In such a case,
534 * remove duplicate mempool entries. Only one entry is kept with
535 * bitmask indicating queues that are using this mempool.
537 for (i = 1; i < num; i++) {
538 for (j = 0; j < i; j++) {
539 if (mp[i] == mp[j]) {
548 for (i = 0; i < num; i++) {
552 Vmxnet3_MemoryRegion *mr = &hw->memRegs->memRegs[j];
555 (uintptr_t)STAILQ_FIRST(&mp[i]->mem_list)->phys_addr;
556 mr->length = STAILQ_FIRST(&mp[i]->mem_list)->len <= INT32_MAX ?
557 STAILQ_FIRST(&mp[i]->mem_list)->len : INT32_MAX;
558 mr->txQueueBits = index[i];
559 mr->rxQueueBits = index[i];
562 "index: %u startPA: %" PRIu64 " length: %u, "
564 j, mr->startPA, mr->length, mr->rxQueueBits);
567 hw->memRegs->numRegs = j;
568 PMD_INIT_LOG(INFO, "numRegs: %u", j);
570 size = sizeof(Vmxnet3_MemRegs) +
571 (j - 1) * sizeof(Vmxnet3_MemoryRegion);
573 cmdInfo = &shared->cu.cmdInfo;
574 cmdInfo->varConf.confVer = 1;
575 cmdInfo->varConf.confLen = size;
576 cmdInfo->varConf.confPA = hw->memRegsPA;
582 vmxnet3_setup_driver_shared(struct rte_eth_dev *dev)
584 struct rte_eth_conf port_conf = dev->data->dev_conf;
585 struct vmxnet3_hw *hw = dev->data->dev_private;
586 uint32_t mtu = dev->data->mtu;
587 Vmxnet3_DriverShared *shared = hw->shared;
588 Vmxnet3_DSDevRead *devRead = &shared->devRead;
592 shared->magic = VMXNET3_REV1_MAGIC;
593 devRead->misc.driverInfo.version = VMXNET3_DRIVER_VERSION_NUM;
595 /* Setting up Guest OS information */
596 devRead->misc.driverInfo.gos.gosBits = sizeof(void *) == 4 ?
597 VMXNET3_GOS_BITS_32 : VMXNET3_GOS_BITS_64;
598 devRead->misc.driverInfo.gos.gosType = VMXNET3_GOS_TYPE_LINUX;
599 devRead->misc.driverInfo.vmxnet3RevSpt = 1;
600 devRead->misc.driverInfo.uptVerSpt = 1;
602 devRead->misc.mtu = rte_le_to_cpu_32(mtu);
603 devRead->misc.queueDescPA = hw->queueDescPA;
604 devRead->misc.queueDescLen = hw->queue_desc_len;
605 devRead->misc.numTxQueues = hw->num_tx_queues;
606 devRead->misc.numRxQueues = hw->num_rx_queues;
609 * Set number of interrupts to 1
610 * PMD disables all the interrupts but this is MUST to activate device
611 * It needs at least one interrupt for link events to handle
612 * So we'll disable it later after device activation if needed
614 devRead->intrConf.numIntrs = 1;
615 devRead->intrConf.intrCtrl |= VMXNET3_IC_DISABLE_ALL;
617 for (i = 0; i < hw->num_tx_queues; i++) {
618 Vmxnet3_TxQueueDesc *tqd = &hw->tqd_start[i];
619 vmxnet3_tx_queue_t *txq = dev->data->tx_queues[i];
621 tqd->ctrl.txNumDeferred = 0;
622 tqd->ctrl.txThreshold = 1;
623 tqd->conf.txRingBasePA = txq->cmd_ring.basePA;
624 tqd->conf.compRingBasePA = txq->comp_ring.basePA;
625 tqd->conf.dataRingBasePA = txq->data_ring.basePA;
627 tqd->conf.txRingSize = txq->cmd_ring.size;
628 tqd->conf.compRingSize = txq->comp_ring.size;
629 tqd->conf.dataRingSize = txq->data_ring.size;
630 tqd->conf.txDataRingDescSize = txq->txdata_desc_size;
631 tqd->conf.intrIdx = txq->comp_ring.intr_idx;
632 tqd->status.stopped = TRUE;
633 tqd->status.error = 0;
634 memset(&tqd->stats, 0, sizeof(tqd->stats));
637 for (i = 0; i < hw->num_rx_queues; i++) {
638 Vmxnet3_RxQueueDesc *rqd = &hw->rqd_start[i];
639 vmxnet3_rx_queue_t *rxq = dev->data->rx_queues[i];
641 rqd->conf.rxRingBasePA[0] = rxq->cmd_ring[0].basePA;
642 rqd->conf.rxRingBasePA[1] = rxq->cmd_ring[1].basePA;
643 rqd->conf.compRingBasePA = rxq->comp_ring.basePA;
645 rqd->conf.rxRingSize[0] = rxq->cmd_ring[0].size;
646 rqd->conf.rxRingSize[1] = rxq->cmd_ring[1].size;
647 rqd->conf.compRingSize = rxq->comp_ring.size;
648 rqd->conf.intrIdx = rxq->comp_ring.intr_idx;
649 if (VMXNET3_VERSION_GE_3(hw)) {
650 rqd->conf.rxDataRingBasePA = rxq->data_ring.basePA;
651 rqd->conf.rxDataRingDescSize = rxq->data_desc_size;
653 rqd->status.stopped = TRUE;
654 rqd->status.error = 0;
655 memset(&rqd->stats, 0, sizeof(rqd->stats));
658 /* RxMode set to 0 of VMXNET3_RXM_xxx */
659 devRead->rxFilterConf.rxMode = 0;
661 /* Setting up feature flags */
662 if (dev->data->dev_conf.rxmode.hw_ip_checksum)
663 devRead->misc.uptFeatures |= VMXNET3_F_RXCSUM;
665 if (dev->data->dev_conf.rxmode.enable_lro) {
666 devRead->misc.uptFeatures |= VMXNET3_F_LRO;
667 devRead->misc.maxNumRxSG = 0;
670 if (port_conf.rxmode.mq_mode == ETH_MQ_RX_RSS) {
671 ret = vmxnet3_rss_configure(dev);
672 if (ret != VMXNET3_SUCCESS)
675 devRead->misc.uptFeatures |= VMXNET3_F_RSS;
676 devRead->rssConfDesc.confVer = 1;
677 devRead->rssConfDesc.confLen = sizeof(struct VMXNET3_RSSConf);
678 devRead->rssConfDesc.confPA = hw->rss_confPA;
681 vmxnet3_dev_vlan_offload_set(dev,
682 ETH_VLAN_STRIP_MASK | ETH_VLAN_FILTER_MASK);
684 vmxnet3_write_mac(hw, hw->perm_addr);
686 return VMXNET3_SUCCESS;
690 * Configure device link speed and setup link.
691 * Must be called after eth_vmxnet3_dev_init. Other wise it might fail
692 * It returns 0 on success.
695 vmxnet3_dev_start(struct rte_eth_dev *dev)
698 struct vmxnet3_hw *hw = dev->data->dev_private;
700 PMD_INIT_FUNC_TRACE();
702 ret = vmxnet3_setup_driver_shared(dev);
703 if (ret != VMXNET3_SUCCESS)
706 /* Exchange shared data with device */
707 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL,
708 VMXNET3_GET_ADDR_LO(hw->sharedPA));
709 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH,
710 VMXNET3_GET_ADDR_HI(hw->sharedPA));
712 /* Activate device by register write */
713 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_ACTIVATE_DEV);
714 ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
717 PMD_INIT_LOG(ERR, "Device activation: UNSUCCESSFUL");
721 /* Setup memory region for rx buffers */
722 ret = vmxnet3_dev_setup_memreg(dev);
724 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
725 VMXNET3_CMD_REGISTER_MEMREGS);
726 ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
729 "Failed in setup memory region cmd\n");
732 PMD_INIT_LOG(DEBUG, "Failed to setup memory region\n");
735 /* Disable interrupts */
736 vmxnet3_disable_intr(hw);
739 * Load RX queues with blank mbufs and update next2fill index for device
740 * Update RxMode of the device
742 ret = vmxnet3_dev_rxtx_init(dev);
743 if (ret != VMXNET3_SUCCESS) {
744 PMD_INIT_LOG(ERR, "Device queue init: UNSUCCESSFUL");
748 hw->adapter_stopped = FALSE;
750 /* Setting proper Rx Mode and issue Rx Mode Update command */
751 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_UCAST | VMXNET3_RXM_BCAST, 1);
754 * Don't need to handle events for now
756 #if PROCESS_SYS_EVENTS == 1
757 events = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_ECR);
758 PMD_INIT_LOG(DEBUG, "Reading events: 0x%X", events);
759 vmxnet3_process_events(hw);
761 return VMXNET3_SUCCESS;
765 * Stop device: disable rx and tx functions to allow for reconfiguring.
768 vmxnet3_dev_stop(struct rte_eth_dev *dev)
770 struct rte_eth_link link;
771 struct vmxnet3_hw *hw = dev->data->dev_private;
773 PMD_INIT_FUNC_TRACE();
775 if (hw->adapter_stopped == 1) {
776 PMD_INIT_LOG(DEBUG, "Device already closed.");
780 /* disable interrupts */
781 vmxnet3_disable_intr(hw);
783 /* quiesce the device first */
784 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_QUIESCE_DEV);
785 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAL, 0);
786 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_DSAH, 0);
788 /* reset the device */
789 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_RESET_DEV);
790 PMD_INIT_LOG(DEBUG, "Device reset.");
791 hw->adapter_stopped = 0;
793 vmxnet3_dev_clear_queues(dev);
795 /* Clear recorded link status */
796 memset(&link, 0, sizeof(link));
797 vmxnet3_dev_atomic_write_link_status(dev, &link);
801 * Reset and stop device.
804 vmxnet3_dev_close(struct rte_eth_dev *dev)
806 struct vmxnet3_hw *hw = dev->data->dev_private;
808 PMD_INIT_FUNC_TRACE();
810 vmxnet3_dev_stop(dev);
811 hw->adapter_stopped = 1;
815 vmxnet3_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
818 struct vmxnet3_hw *hw = dev->data->dev_private;
820 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_STATS);
822 RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_TX_QUEUES);
823 for (i = 0; i < hw->num_tx_queues; i++) {
824 struct UPT1_TxStats *txStats = &hw->tqd_start[i].stats;
826 stats->q_opackets[i] = txStats->ucastPktsTxOK +
827 txStats->mcastPktsTxOK +
828 txStats->bcastPktsTxOK;
829 stats->q_obytes[i] = txStats->ucastBytesTxOK +
830 txStats->mcastBytesTxOK +
831 txStats->bcastBytesTxOK;
833 stats->opackets += stats->q_opackets[i];
834 stats->obytes += stats->q_obytes[i];
835 stats->oerrors += txStats->pktsTxError + txStats->pktsTxDiscard;
838 RTE_BUILD_BUG_ON(RTE_ETHDEV_QUEUE_STAT_CNTRS < VMXNET3_MAX_RX_QUEUES);
839 for (i = 0; i < hw->num_rx_queues; i++) {
840 struct UPT1_RxStats *rxStats = &hw->rqd_start[i].stats;
842 stats->q_ipackets[i] = rxStats->ucastPktsRxOK +
843 rxStats->mcastPktsRxOK +
844 rxStats->bcastPktsRxOK;
846 stats->q_ibytes[i] = rxStats->ucastBytesRxOK +
847 rxStats->mcastBytesRxOK +
848 rxStats->bcastBytesRxOK;
850 stats->ipackets += stats->q_ipackets[i];
851 stats->ibytes += stats->q_ibytes[i];
853 stats->q_errors[i] = rxStats->pktsRxError;
854 stats->ierrors += rxStats->pktsRxError;
855 stats->rx_nombuf += rxStats->pktsRxOutOfBuf;
860 vmxnet3_dev_info_get(struct rte_eth_dev *dev,
861 struct rte_eth_dev_info *dev_info)
863 dev_info->pci_dev = RTE_DEV_TO_PCI(dev->device);
865 dev_info->max_rx_queues = VMXNET3_MAX_RX_QUEUES;
866 dev_info->max_tx_queues = VMXNET3_MAX_TX_QUEUES;
867 dev_info->min_rx_bufsize = 1518 + RTE_PKTMBUF_HEADROOM;
868 dev_info->max_rx_pktlen = 16384; /* includes CRC, cf MAXFRS register */
869 dev_info->speed_capa = ETH_LINK_SPEED_10G;
870 dev_info->max_mac_addrs = VMXNET3_MAX_MAC_ADDRS;
872 dev_info->default_txconf.txq_flags = ETH_TXQ_FLAGS_NOXSUMSCTP;
873 dev_info->flow_type_rss_offloads = VMXNET3_RSS_OFFLOAD_ALL;
875 dev_info->rx_desc_lim = (struct rte_eth_desc_lim) {
876 .nb_max = VMXNET3_RX_RING_MAX_SIZE,
877 .nb_min = VMXNET3_DEF_RX_RING_SIZE,
881 dev_info->tx_desc_lim = (struct rte_eth_desc_lim) {
882 .nb_max = VMXNET3_TX_RING_MAX_SIZE,
883 .nb_min = VMXNET3_DEF_TX_RING_SIZE,
885 .nb_seg_max = VMXNET3_TX_MAX_SEG,
886 .nb_mtu_seg_max = VMXNET3_MAX_TXD_PER_PKT,
889 dev_info->rx_offload_capa =
890 DEV_RX_OFFLOAD_VLAN_STRIP |
891 DEV_RX_OFFLOAD_UDP_CKSUM |
892 DEV_RX_OFFLOAD_TCP_CKSUM |
893 DEV_RX_OFFLOAD_TCP_LRO;
895 dev_info->tx_offload_capa =
896 DEV_TX_OFFLOAD_VLAN_INSERT |
897 DEV_TX_OFFLOAD_TCP_CKSUM |
898 DEV_TX_OFFLOAD_UDP_CKSUM |
899 DEV_TX_OFFLOAD_TCP_TSO;
902 static const uint32_t *
903 vmxnet3_dev_supported_ptypes_get(struct rte_eth_dev *dev)
905 static const uint32_t ptypes[] = {
906 RTE_PTYPE_L3_IPV4_EXT,
911 if (dev->rx_pkt_burst == vmxnet3_recv_pkts)
917 vmxnet3_mac_addr_set(struct rte_eth_dev *dev, struct ether_addr *mac_addr)
919 struct vmxnet3_hw *hw = dev->data->dev_private;
921 vmxnet3_write_mac(hw, mac_addr->addr_bytes);
924 /* return 0 means link status changed, -1 means not changed */
926 vmxnet3_dev_link_update(struct rte_eth_dev *dev,
927 __rte_unused int wait_to_complete)
929 struct vmxnet3_hw *hw = dev->data->dev_private;
930 struct rte_eth_link old, link;
933 /* Link status doesn't change for stopped dev */
934 if (dev->data->dev_started == 0)
937 memset(&link, 0, sizeof(link));
938 vmxnet3_dev_atomic_read_link_status(dev, &old);
940 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_GET_LINK);
941 ret = VMXNET3_READ_BAR1_REG(hw, VMXNET3_REG_CMD);
944 link.link_status = ETH_LINK_UP;
945 link.link_duplex = ETH_LINK_FULL_DUPLEX;
946 link.link_speed = ETH_SPEED_NUM_10G;
947 link.link_autoneg = ETH_LINK_SPEED_FIXED;
950 vmxnet3_dev_atomic_write_link_status(dev, &link);
952 return (old.link_status == link.link_status) ? -1 : 0;
955 /* Updating rxmode through Vmxnet3_DriverShared structure in adapter */
957 vmxnet3_dev_set_rxmode(struct vmxnet3_hw *hw, uint32_t feature, int set)
959 struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
962 rxConf->rxMode = rxConf->rxMode | feature;
964 rxConf->rxMode = rxConf->rxMode & (~feature);
966 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD, VMXNET3_CMD_UPDATE_RX_MODE);
969 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
971 vmxnet3_dev_promiscuous_enable(struct rte_eth_dev *dev)
973 struct vmxnet3_hw *hw = dev->data->dev_private;
974 uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
976 memset(vf_table, 0, VMXNET3_VFT_TABLE_SIZE);
977 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 1);
979 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
980 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
983 /* Promiscuous supported only if Vmxnet3_DriverShared is initialized in adapter */
985 vmxnet3_dev_promiscuous_disable(struct rte_eth_dev *dev)
987 struct vmxnet3_hw *hw = dev->data->dev_private;
988 uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
990 memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
991 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_PROMISC, 0);
992 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
993 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
996 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
998 vmxnet3_dev_allmulticast_enable(struct rte_eth_dev *dev)
1000 struct vmxnet3_hw *hw = dev->data->dev_private;
1002 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 1);
1005 /* Allmulticast supported only if Vmxnet3_DriverShared is initialized in adapter */
1007 vmxnet3_dev_allmulticast_disable(struct rte_eth_dev *dev)
1009 struct vmxnet3_hw *hw = dev->data->dev_private;
1011 vmxnet3_dev_set_rxmode(hw, VMXNET3_RXM_ALL_MULTI, 0);
1014 /* Enable/disable filter on vlan */
1016 vmxnet3_dev_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vid, int on)
1018 struct vmxnet3_hw *hw = dev->data->dev_private;
1019 struct Vmxnet3_RxFilterConf *rxConf = &hw->shared->devRead.rxFilterConf;
1020 uint32_t *vf_table = rxConf->vfTable;
1022 /* save state for restore */
1024 VMXNET3_SET_VFTABLE_ENTRY(hw->shadow_vfta, vid);
1026 VMXNET3_CLEAR_VFTABLE_ENTRY(hw->shadow_vfta, vid);
1028 /* don't change active filter if in promiscuous mode */
1029 if (rxConf->rxMode & VMXNET3_RXM_PROMISC)
1032 /* set in hardware */
1034 VMXNET3_SET_VFTABLE_ENTRY(vf_table, vid);
1036 VMXNET3_CLEAR_VFTABLE_ENTRY(vf_table, vid);
1038 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
1039 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1044 vmxnet3_dev_vlan_offload_set(struct rte_eth_dev *dev, int mask)
1046 struct vmxnet3_hw *hw = dev->data->dev_private;
1047 Vmxnet3_DSDevRead *devRead = &hw->shared->devRead;
1048 uint32_t *vf_table = devRead->rxFilterConf.vfTable;
1050 if (mask & ETH_VLAN_STRIP_MASK) {
1051 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
1052 devRead->misc.uptFeatures |= UPT1_F_RXVLAN;
1054 devRead->misc.uptFeatures &= ~UPT1_F_RXVLAN;
1056 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
1057 VMXNET3_CMD_UPDATE_FEATURE);
1060 if (mask & ETH_VLAN_FILTER_MASK) {
1061 if (dev->data->dev_conf.rxmode.hw_vlan_filter)
1062 memcpy(vf_table, hw->shadow_vfta, VMXNET3_VFT_TABLE_SIZE);
1064 memset(vf_table, 0xff, VMXNET3_VFT_TABLE_SIZE);
1066 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
1067 VMXNET3_CMD_UPDATE_VLAN_FILTERS);
1071 #if PROCESS_SYS_EVENTS == 1
1073 vmxnet3_process_events(struct vmxnet3_hw *hw)
1075 uint32_t events = hw->shared->ecr;
1078 PMD_INIT_LOG(ERR, "No events to process");
1083 * ECR bits when written with 1b are cleared. Hence write
1084 * events back to ECR so that the bits which were set will be reset.
1086 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_ECR, events);
1088 /* Check if link state has changed */
1089 if (events & VMXNET3_ECR_LINK)
1091 "Process events in %s(): VMXNET3_ECR_LINK event",
1094 /* Check if there is an error on xmit/recv queues */
1095 if (events & (VMXNET3_ECR_TQERR | VMXNET3_ECR_RQERR)) {
1096 VMXNET3_WRITE_BAR1_REG(hw, VMXNET3_REG_CMD,
1097 VMXNET3_CMD_GET_QUEUE_STATUS);
1099 if (hw->tqd_start->status.stopped)
1100 PMD_INIT_LOG(ERR, "tq error 0x%x",
1101 hw->tqd_start->status.error);
1103 if (hw->rqd_start->status.stopped)
1104 PMD_INIT_LOG(ERR, "rq error 0x%x",
1105 hw->rqd_start->status.error);
1107 /* Reset the device */
1108 /* Have to reset the device */
1111 if (events & VMXNET3_ECR_DIC)
1112 PMD_INIT_LOG(ERR, "Device implementation change event.");
1114 if (events & VMXNET3_ECR_DEBUG)
1115 PMD_INIT_LOG(ERR, "Debug event generated by device.");
1119 RTE_PMD_REGISTER_PCI(net_vmxnet3, rte_vmxnet3_pmd.pci_drv);
1120 RTE_PMD_REGISTER_PCI_TABLE(net_vmxnet3, pci_id_vmxnet3_map);
1121 RTE_PMD_REGISTER_KMOD_DEP(net_vmxnet3, "* igb_uio | uio_pci_generic | vfio");