1 #########################################################################
6 # Copyright(c) 2010-2012 Intel Corporation. All rights reserved.
9 # Redistribution and use in source and binary forms, with or without
10 # modification, are permitted provided that the following conditions
13 # * Redistributions of source code must retain the above copyright
14 # notice, this list of conditions and the following disclaimer.
15 # * Redistributions in binary form must reproduce the above copyright
16 # notice, this list of conditions and the following disclaimer in
17 # the documentation and/or other materials provided with the
19 # * Neither the name of Intel Corporation nor the names of its
20 # contributors may be used to endorse or promote products derived
21 # from this software without specific prior written permission.
23 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
24 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
25 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
26 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
27 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
28 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
29 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
30 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
31 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
32 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
33 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 # version: DPDK.L.1.2.3-3
36 #########################################################################
37 ########################################################
39 # This file is the configuration for a single dh89xxcc_qa
42 # Each device has up to two accelerators.
43 # - The client may load balance between these
45 # Each accelerator has 8 independent ring banks.
46 # - The interrupt for each can be directed to a
48 # Each ring bank as 16 rings (hardware assisted queues).
50 ########################################################
52 ##############################################
54 ##############################################
57 ServicesEnabled = cy0;cy1
59 # Look Aside Cryptographic Configuration
62 # Look Aside Compression Configuration
63 dcTotalSRAMAvailable = 0
66 # Firmware Location Configuration
67 Firmware_UofPath = uof_firmware.bin
68 Firmware_MmpPath = mmp_firmware.bin
71 Accel0AdminBankNumber = 0
72 Accel0AcceleratorNumber = 0
76 Accel1AcceleratorNumber = 1
77 Accel1AdminBankNumber = 0
81 #Statistics, valid values: 1,0
94 #Debug feature, if set to 1 it enables additional entries in /proc filesystem
98 ################################################
100 # Hardware Access Ring Bank Configuration
101 # Each Accelerator has 8 ring banks (0-7)
102 # If the OS supports MSI-X, each ring bank has an
103 # steerable MSI-x interrupt which may be
104 # affinitized to a particular node/core.
106 ################################################
110 Bank0InterruptCoalescingEnabled = 1
111 Bank0InterruptCoalescingTimerNs = 10000
112 Bank0CoreIDAffinity = 8
113 Bank0InterruptCoalescingNumResponses = 0
115 Bank1InterruptCoalescingEnabled = 1
116 Bank1InterruptCoalescingTimerNs = 10000
117 Bank1CoreIDAffinity = 10
118 Bank1InterruptCoalescingNumResponses = 0
120 Bank2InterruptCoalescingEnabled = 1
121 Bank2InterruptCoalescingTimerNs = 10000
122 Bank2CoreIDAffinity = 12
123 Bank2InterruptCoalescingNumResponses = 0
125 Bank3InterruptCoalescingEnabled = 1
126 Bank3InterruptCoalescingTimerNs = 10000
127 Bank3CoreIDAffinity = 14
128 Bank3InterruptCoalescingNumResponses = 0
130 Bank4InterruptCoalescingEnabled = 1
131 Bank4InterruptCoalescingTimerNs = 10000
132 Bank4CoreIDAffinity = 24
133 Bank4InterruptCoalescingNumResponses = 0
135 Bank5InterruptCoalescingEnabled = 1
136 Bank5InterruptCoalescingTimerNs = 10000
137 Bank5CoreIDAffinity = 26
138 Bank5InterruptCoalescingNumResponses = 0
140 Bank6InterruptCoalescingEnabled = 1
141 Bank6InterruptCoalescingTimerNs = 10000
142 Bank6CoreIDAffinity = 28
143 Bank6InterruptCoalescingNumResponses = 0
145 Bank7InterruptCoalescingEnabled = 1
146 Bank7InterruptCoalescingTimerNs = 10000
147 Bank7CoreIDAffinity = 30
148 Bank7InterruptCoalescingNumResponses = 0
151 Bank0InterruptCoalescingEnabled = 1
152 Bank0InterruptCoalescingTimerNs = 10000
153 Bank0CoreIDAffinity = 9
154 Bank0InterruptCoalescingNumResponses = 0
156 Bank1InterruptCoalescingEnabled = 1
157 Bank1InterruptCoalescingTimerNs = 10000
158 Bank1CoreIDAffinity = 11
159 Bank1InterruptCoalescingNumResponses = 0
161 Bank2InterruptCoalescingEnabled = 1
162 Bank2InterruptCoalescingTimerNs = 10000
163 Bank2CoreIDAffinity = 13
164 Bank2InterruptCoalescingNumResponses = 0
166 Bank3InterruptCoalescingEnabled = 1
167 Bank3InterruptCoalescingTimerNs = 10000
168 Bank3CoreIDAffinity = 15
169 Bank3InterruptCoalescingNumResponses = 0
171 Bank4InterruptCoalescingEnabled = 1
172 Bank4InterruptCoalescingTimerNs = 10000
173 Bank4CoreIDAffinity = 25
174 Bank4InterruptCoalescingNumResponses = 0
176 Bank5InterruptCoalescingEnabled = 1
177 Bank5InterruptCoalescingTimerNs = 10000
178 Bank5CoreIDAffinity = 27
179 Bank5InterruptCoalescingNumResponses = 0
181 Bank6InterruptCoalescingEnabled = 1
182 Bank6InterruptCoalescingTimerNs = 10000
183 Bank6CoreIDAffinity = 29
184 Bank6InterruptCoalescingNumResponses = 0
186 Bank7InterruptCoalescingEnabled = 1
187 Bank7InterruptCoalescingTimerNs = 10000
188 Bank7CoreIDAffinity = 31
189 Bank7InterruptCoalescingNumResponses = 0
191 #######################################################
193 # Logical Instances Section
194 # A logical instance allows each address domain
195 # (kernel space and individual user space processes)
196 # to configure rings (i.e. hardware assisted queues)
197 # to be used by that address domain and to define the
198 # behavior of that ring.
200 # The address domains are in the following format
201 # - For kernel address domains
203 # - For user process address domains
205 # Where xxxxx may be any ascii value which uniquely identifies
206 # the user mode process.
207 # To allow the driver correctly configure the
208 # logical instances associated with this user process,
209 # the process must call the icp_sal_userStart(...)
210 # passing the xxxxx string during process initialisation.
211 # When the user space process is finish it must call
212 # icp_sal_userStop(...) to free resources.
213 # If there are multiple devices present in the system all conf
214 # files that describe the devices must have the same address domain
215 # sections even if the address domain does not configure any instances
216 # on that particular device. So if icp_sal_userStart("xxxxx") is called
217 # then user process address domain [xxxxx] needs to be present in all
218 # conf files for all devices in the system.
220 # Items configurable by a logical instance are:
221 # - Name of the logical instance
222 # - The accelerator associated with this logical
224 # - The ring bank associated with this logical
226 # - The response mode associated wth this logical instance (0
227 # for IRQ or 1 for polled).
228 # - The ring for receiving and the ring for transmitting.
229 # - The number of concurrent requests supported by a pair of
230 # rings on this instance (tx + rx). Note this number affects
231 # the amount of memory allocated by the driver. Also
232 # Bank<n>InterruptCoalescingNumResponses is only supported for
233 # number of concurrent requests equal to 512.
235 # Note: Logical instances may not share the same ring, but
236 # may share a ring bank.
238 # The format of the logical instances are:
241 # Cy<n>AcceleratorNumber = 0|1
242 # Cy<n>BankNumber = 0-7
243 # Cy<n>IsPolled = 0|1
244 # Cy<n>NumConcurrentSymRequests = 64|128|256|512|1024|2048|4096
245 # Cy<n>NumConcurrentAsymRequests = 64|128|256|512|1024|2048|4096
246 # Cy<n>RingAsymTx = 0-15
247 # Cy<n>RingAsymRx = 0-15
248 # Cy<n>RingSymTxHi = 0-15
249 # Cy<n>RingSymRxHi = 0-15
250 # Cy<n>RingSymRx = 0-15
252 # - For Data Compression
254 # Dc<n>AcceleratorNumber = 0|1
255 # Dc<n>BankNumber = 0-7
256 # Dc<n>IsPolled = 0|1
257 # Dc<n>NumConcurrentRequests = 64|128|256|512|1024|2048|4096
262 # - n is the number of this logical instance starting at 0.
263 # - xxxx may be any ascii value which identifies the logical instance.
265 ########################################################
267 ##############################################
268 # Kernel Instances Section
269 ##############################################
271 NumberCyInstances = 0
272 NumberDcInstances = 0
275 ##############################################
276 # User Process Instance Section
277 ##############################################
279 NumberCyInstances = 16
280 NumberDcInstances = 0
282 # Crypto - User instance #0
285 Cy0AcceleratorNumber = 0
286 Cy0ExecutionEngine = 0
288 Cy0NumConcurrentSymRequests = 512
289 Cy0NumConcurrentAsymRequests = 64
298 # Crypto - User instance #1
300 Cy1AcceleratorNumber = 1
301 Cy1ExecutionEngine = 0
304 Cy1NumConcurrentSymRequests = 512
305 Cy1NumConcurrentAsymRequests = 64
314 # Crypto - User instance #2
317 Cy2AcceleratorNumber = 0
318 Cy2ExecutionEngine = 1
320 Cy2NumConcurrentSymRequests = 512
321 Cy2NumConcurrentAsymRequests = 64
330 # Crypto - User instance #3
332 Cy3AcceleratorNumber = 1
333 Cy3ExecutionEngine = 1
336 Cy3NumConcurrentSymRequests = 512
337 Cy3NumConcurrentAsymRequests = 64
347 # Crypto - User instance #4
350 Cy4AcceleratorNumber = 0
351 Cy4ExecutionEngine = 0
353 Cy4NumConcurrentSymRequests = 512
354 Cy4NumConcurrentAsymRequests = 64
363 # Crypto - User instance #5
365 Cy5AcceleratorNumber = 1
366 Cy5ExecutionEngine = 0
369 Cy5NumConcurrentSymRequests = 512
370 Cy5NumConcurrentAsymRequests = 64
379 # Crypto - User instance #6
382 Cy6AcceleratorNumber = 0
383 Cy6ExecutionEngine = 1
385 Cy6NumConcurrentSymRequests = 512
386 Cy6NumConcurrentAsymRequests = 64
395 # Crypto - User instance #7
397 Cy7AcceleratorNumber = 1
398 Cy7ExecutionEngine = 1
401 Cy7NumConcurrentSymRequests = 512
402 Cy7NumConcurrentAsymRequests = 64
411 # Crypto - User instance #8
414 Cy8AcceleratorNumber = 0
415 Cy8ExecutionEngine = 0
417 Cy8NumConcurrentSymRequests = 512
418 Cy8NumConcurrentAsymRequests = 64
427 # Crypto - User instance #9
430 Cy9AcceleratorNumber = 1
431 Cy9ExecutionEngine = 0
433 Cy9NumConcurrentSymRequests = 512
434 Cy9NumConcurrentAsymRequests = 64
443 # Crypto - User instance #10
446 Cy10AcceleratorNumber = 0
447 Cy10ExecutionEngine = 1
449 Cy10NumConcurrentSymRequests = 512
450 Cy10NumConcurrentAsymRequests = 64
459 # Crypto - User instance #11
462 Cy11AcceleratorNumber = 1
463 Cy11ExecutionEngine = 1
465 Cy11NumConcurrentSymRequests = 512
466 Cy11NumConcurrentAsymRequests = 64
475 # Crypto - User instance #12
478 Cy12AcceleratorNumber = 0
479 Cy12ExecutionEngine = 0
481 Cy12NumConcurrentSymRequests = 512
482 Cy12NumConcurrentAsymRequests = 64
491 # Crypto - User instance #13
494 Cy13AcceleratorNumber = 1
495 Cy13ExecutionEngine = 0
497 Cy13NumConcurrentSymRequests = 512
498 Cy13NumConcurrentAsymRequests = 64
507 # Crypto - User instance #14
510 Cy14AcceleratorNumber = 0
511 Cy14ExecutionEngine = 1
513 Cy14NumConcurrentSymRequests = 512
514 Cy14NumConcurrentAsymRequests = 64
523 # Crypto - User instance #15
526 Cy15AcceleratorNumber = 1
527 Cy15ExecutionEngine = 1
529 Cy15NumConcurrentSymRequests = 512
530 Cy15NumConcurrentAsymRequests = 64