4 * Copyright(c) 2010-2012 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 #include <sys/types.h>
40 #include <sys/param.h>
42 #include <sys/queue.h>
47 #include <rte_common.h>
48 #include <rte_byteorder.h>
50 #include <rte_memory.h>
51 #include <rte_memcpy.h>
52 #include <rte_memzone.h>
53 #include <rte_tailq.h>
55 #include <rte_per_lcore.h>
56 #include <rte_launch.h>
57 #include <rte_atomic.h>
58 #include <rte_cycles.h>
59 #include <rte_prefetch.h>
60 #include <rte_lcore.h>
61 #include <rte_per_lcore.h>
62 #include <rte_branch_prediction.h>
63 #include <rte_interrupts.h>
65 #include <rte_random.h>
66 #include <rte_debug.h>
67 #include <rte_ether.h>
68 #include <rte_ethdev.h>
70 #include <rte_mempool.h>
75 #include "rte_ipv4_frag.h"
78 #define RTE_LOGTYPE_L3FWD RTE_LOGTYPE_USER1
82 #define MBUF_SIZE (2048 + sizeof(struct rte_mbuf) + RTE_PKTMBUF_HEADROOM)
84 /* allow max jumbo frame 9.5 KB */
85 #define JUMBO_FRAME_MAX_SIZE 0x2600
87 #define ROUNDUP_DIV(a, b) (((a) + (b) - 1) / (b))
90 * Max number of fragments per packet expected.
92 #define MAX_PACKET_FRAG ROUNDUP_DIV(JUMBO_FRAME_MAX_SIZE, IPV4_DEFAULT_PAYLOAD)
97 * RX and TX Prefetch, Host, and Write-back threshold values should be
98 * carefully set for optimal performance. Consult the network
99 * controller's datasheet and supporting DPDK documentation for guidance
100 * on how these parameters should be set.
102 #define RX_PTHRESH 8 /**< Default values of RX prefetch threshold reg. */
103 #define RX_HTHRESH 8 /**< Default values of RX host threshold reg. */
104 #define RX_WTHRESH 4 /**< Default values of RX write-back threshold reg. */
107 * These default values are optimized for use with the Intel(R) 82599 10 GbE
108 * Controller and the DPDK ixgbe PMD. Consider using other values for other
109 * network controllers and/or network drivers.
111 #define TX_PTHRESH 36 /**< Default values of TX prefetch threshold reg. */
112 #define TX_HTHRESH 0 /**< Default values of TX host threshold reg. */
113 #define TX_WTHRESH 0 /**< Default values of TX write-back threshold reg. */
115 #define MAX_PKT_BURST 32
116 #define BURST_TX_DRAIN 200000ULL /* around 100us at 2 Ghz */
120 /* Configure how many packets ahead to prefetch, when reading packets */
121 #define PREFETCH_OFFSET 3
124 * Configurable number of RX/TX ring descriptors
126 #define RTE_TEST_RX_DESC_DEFAULT 128
127 #define RTE_TEST_TX_DESC_DEFAULT 512
128 static uint16_t nb_rxd = RTE_TEST_RX_DESC_DEFAULT;
129 static uint16_t nb_txd = RTE_TEST_TX_DESC_DEFAULT;
131 /* ethernet addresses of ports */
132 static struct ether_addr ports_eth_addr[MAX_PORTS];
133 static struct ether_addr remote_eth_addr =
134 {{0xaa, 0xbb, 0xcc, 0xdd, 0xee, 0xff}};
136 /* mask of enabled ports */
137 static int enabled_port_mask = 0;
139 static int rx_queue_per_lcore = 1;
141 #define MBUF_TABLE_SIZE (2 * MAX(MAX_PKT_BURST, MAX_PACKET_FRAG))
145 struct rte_mbuf *m_table[MBUF_TABLE_SIZE];
148 #define MAX_RX_QUEUE_PER_LCORE 16
149 #define MAX_TX_QUEUE_PER_PORT 16
150 struct lcore_queue_conf {
152 uint8_t rx_queue_list[MAX_RX_QUEUE_PER_LCORE];
153 uint16_t tx_queue_id[MAX_PORTS];
154 struct mbuf_table tx_mbufs[MAX_PORTS];
156 } __rte_cache_aligned;
157 struct lcore_queue_conf lcore_queue_conf[RTE_MAX_LCORE];
159 static const struct rte_eth_conf port_conf = {
161 .max_rx_pkt_len = JUMBO_FRAME_MAX_SIZE,
163 .header_split = 0, /**< Header Split disabled */
164 .hw_ip_checksum = 0, /**< IP checksum offload disabled */
165 .hw_vlan_filter = 0, /**< VLAN filtering disabled */
166 .jumbo_frame = 1, /**< Jumbo Frame Support enabled */
167 .hw_strip_crc = 0, /**< CRC stripped by hardware */
173 static const struct rte_eth_rxconf rx_conf = {
175 .pthresh = RX_PTHRESH,
176 .hthresh = RX_HTHRESH,
177 .wthresh = RX_WTHRESH,
181 static const struct rte_eth_txconf tx_conf = {
183 .pthresh = TX_PTHRESH,
184 .hthresh = TX_HTHRESH,
185 .wthresh = TX_WTHRESH,
187 .tx_free_thresh = 0, /* Use PMD default values */
188 .tx_rs_thresh = 0, /* Use PMD default values */
191 struct rte_mempool *pool_direct = NULL, *pool_indirect = NULL;
199 struct l3fwd_route l3fwd_route_array[] = {
200 {IPv4(100,10,0,0), 16, 2},
201 {IPv4(100,20,0,0), 16, 2},
202 {IPv4(100,30,0,0), 16, 0},
203 {IPv4(100,40,0,0), 16, 0},
206 #define L3FWD_NUM_ROUTES \
207 (sizeof(l3fwd_route_array) / sizeof(l3fwd_route_array[0]))
209 #define L3FWD_LPM_MAX_RULES 1024
211 struct rte_lpm *l3fwd_lpm = NULL;
213 /* Send burst of packets on an output interface */
215 send_burst(struct lcore_queue_conf *qconf, uint16_t n, uint8_t port)
217 struct rte_mbuf **m_table;
221 queueid = qconf->tx_queue_id[port];
222 m_table = (struct rte_mbuf **)qconf->tx_mbufs[port].m_table;
224 ret = rte_eth_tx_burst(port, queueid, m_table, n);
225 if (unlikely(ret < n)) {
227 rte_pktmbuf_free(m_table[ret]);
235 l3fwd_simple_forward(struct rte_mbuf *m, uint8_t port_in)
237 struct lcore_queue_conf *qconf;
238 struct ipv4_hdr *ip_hdr;
239 uint32_t i, len, lcore_id, ip_dst;
240 uint8_t next_hop, port_out;
243 lcore_id = rte_lcore_id();
244 qconf = &lcore_queue_conf[lcore_id];
246 /* Remove the Ethernet header and trailer from the input packet */
247 rte_pktmbuf_adj(m, (uint16_t)sizeof(struct ether_hdr));
249 /* Read the lookup key (i.e. ip_dst) from the input packet */
250 ip_hdr = rte_pktmbuf_mtod(m, struct ipv4_hdr *);
251 ip_dst = rte_be_to_cpu_32(ip_hdr->dst_addr);
253 /* Find destination port */
254 if (rte_lpm_lookup(l3fwd_lpm, ip_dst, &next_hop) == 0 &&
255 (enabled_port_mask & 1 << next_hop) != 0)
260 /* Build transmission burst */
261 len = qconf->tx_mbufs[port_out].len;
263 /* if we don't need to do any fragmentation */
264 if (likely (IPV4_MTU_DEFAULT >= m->pkt.pkt_len)) {
265 qconf->tx_mbufs[port_out].m_table[len] = m;
268 len2 = rte_ipv4_fragmentation(m,
269 &qconf->tx_mbufs[port_out].m_table[len],
270 (uint16_t)(MBUF_TABLE_SIZE - len),
272 pool_direct, pool_indirect);
274 /* Free input packet */
277 /* If we fail to fragment the packet */
278 if (unlikely (len2 < 0))
282 for (i = len; i < len + len2; i ++) {
283 m = qconf->tx_mbufs[port_out].m_table[i];
284 struct ether_hdr *eth_hdr = (struct ether_hdr *)
285 rte_pktmbuf_prepend(m, (uint16_t)sizeof(struct ether_hdr));
286 if (eth_hdr == NULL) {
287 rte_panic("No headroom in mbuf.\n");
290 m->pkt.l2_len = sizeof(struct ether_hdr);
292 ether_addr_copy(&remote_eth_addr, ð_hdr->d_addr);
293 ether_addr_copy(&ports_eth_addr[port_out], ð_hdr->s_addr);
294 eth_hdr->ether_type = rte_be_to_cpu_16(ETHER_TYPE_IPv4);
299 if (likely(len < MAX_PKT_BURST)) {
300 qconf->tx_mbufs[port_out].len = (uint16_t)len;
304 /* Transmit packets */
305 send_burst(qconf, (uint16_t)len, port_out);
306 qconf->tx_mbufs[port_out].len = 0;
309 /* main processing loop */
310 static __attribute__((noreturn)) int
311 main_loop(__attribute__((unused)) void *dummy)
313 struct rte_mbuf *pkts_burst[MAX_PKT_BURST];
315 uint64_t prev_tsc = 0;
316 uint64_t diff_tsc, cur_tsc;
319 struct lcore_queue_conf *qconf;
321 lcore_id = rte_lcore_id();
322 qconf = &lcore_queue_conf[lcore_id];
324 if (qconf->n_rx_queue == 0) {
325 RTE_LOG(INFO, L3FWD, "lcore %u has nothing to do\n", lcore_id);
329 RTE_LOG(INFO, L3FWD, "entering main loop on lcore %u\n", lcore_id);
331 for (i = 0; i < qconf->n_rx_queue; i++) {
333 portid = qconf->rx_queue_list[i];
334 RTE_LOG(INFO, L3FWD, " -- lcoreid=%u portid=%d\n", lcore_id,
340 cur_tsc = rte_rdtsc();
343 * TX burst queue drain
345 diff_tsc = cur_tsc - prev_tsc;
346 if (unlikely(diff_tsc > BURST_TX_DRAIN)) {
349 * This could be optimized (use queueid instead of
350 * portid), but it is not called so often
352 for (portid = 0; portid < MAX_PORTS; portid++) {
353 if (qconf->tx_mbufs[portid].len == 0)
355 send_burst(&lcore_queue_conf[lcore_id],
356 qconf->tx_mbufs[portid].len,
358 qconf->tx_mbufs[portid].len = 0;
365 * Read packet from RX queues
367 for (i = 0; i < qconf->n_rx_queue; i++) {
369 portid = qconf->rx_queue_list[i];
370 nb_rx = rte_eth_rx_burst(portid, 0, pkts_burst,
373 /* Prefetch first packets */
374 for (j = 0; j < PREFETCH_OFFSET && j < nb_rx; j++) {
375 rte_prefetch0(rte_pktmbuf_mtod(
376 pkts_burst[j], void *));
379 /* Prefetch and forward already prefetched packets */
380 for (j = 0; j < (nb_rx - PREFETCH_OFFSET); j++) {
381 rte_prefetch0(rte_pktmbuf_mtod(pkts_burst[
382 j + PREFETCH_OFFSET], void *));
383 l3fwd_simple_forward(pkts_burst[j], portid);
386 /* Forward remaining prefetched packets */
387 for (; j < nb_rx; j++) {
388 l3fwd_simple_forward(pkts_burst[j], portid);
396 print_usage(const char *prgname)
398 printf("%s [EAL options] -- -p PORTMASK [-q NQ]\n"
399 " -p PORTMASK: hexadecimal bitmask of ports to configure\n"
400 " -q NQ: number of queue (=ports) per lcore (default is 1)\n",
405 parse_portmask(const char *portmask)
410 /* parse hexadecimal string */
411 pm = strtoul(portmask, &end, 16);
412 if ((portmask[0] == '\0') || (end == NULL) || (*end != '\0'))
422 parse_nqueue(const char *q_arg)
427 /* parse hexadecimal string */
428 n = strtoul(q_arg, &end, 10);
429 if ((q_arg[0] == '\0') || (end == NULL) || (*end != '\0'))
433 if (n >= MAX_RX_QUEUE_PER_LCORE)
439 /* Parse the argument given in the command line of the application */
441 parse_args(int argc, char **argv)
446 char *prgname = argv[0];
447 static struct option lgopts[] = {
453 while ((opt = getopt_long(argc, argvopt, "p:q:",
454 lgopts, &option_index)) != EOF) {
459 enabled_port_mask = parse_portmask(optarg);
460 if (enabled_port_mask < 0) {
461 printf("invalid portmask\n");
462 print_usage(prgname);
469 rx_queue_per_lcore = parse_nqueue(optarg);
470 if (rx_queue_per_lcore < 0) {
471 printf("invalid queue number\n");
472 print_usage(prgname);
479 print_usage(prgname);
483 print_usage(prgname);
488 if (enabled_port_mask == 0) {
489 printf("portmask not specified\n");
490 print_usage(prgname);
495 argv[optind-1] = prgname;
498 optind = 0; /* reset getopt lib */
503 print_ethaddr(const char *name, struct ether_addr *eth_addr)
505 printf("%s%02X:%02X:%02X:%02X:%02X:%02X", name,
506 eth_addr->addr_bytes[0],
507 eth_addr->addr_bytes[1],
508 eth_addr->addr_bytes[2],
509 eth_addr->addr_bytes[3],
510 eth_addr->addr_bytes[4],
511 eth_addr->addr_bytes[5]);
515 MAIN(int argc, char **argv)
517 struct lcore_queue_conf *qconf;
518 struct rte_eth_link link;
520 unsigned nb_ports, i;
521 uint16_t queueid = 0;
522 unsigned lcore_id = 0, rx_lcore_id = 0;;
523 uint32_t n_tx_queue, nb_lcores;
527 ret = rte_eal_init(argc, argv);
529 rte_exit(EXIT_FAILURE, "rte_eal_init failed");
533 /* parse application arguments (after the EAL ones) */
534 ret = parse_args(argc, argv);
536 rte_exit(EXIT_FAILURE, "Invalid arguments");
538 /* create the mbuf pools */
540 rte_mempool_create("pool_direct", NB_MBUF,
542 sizeof(struct rte_pktmbuf_pool_private),
543 rte_pktmbuf_pool_init, NULL,
544 rte_pktmbuf_init, NULL,
546 if (pool_direct == NULL)
547 rte_panic("Cannot init direct mbuf pool\n");
550 rte_mempool_create("pool_indirect", NB_MBUF,
551 sizeof(struct rte_mbuf), 32,
554 rte_pktmbuf_init, NULL,
556 if (pool_indirect == NULL)
557 rte_panic("Cannot init indirect mbuf pool\n");
560 #ifdef RTE_LIBRTE_IGB_PMD
561 if (rte_igb_pmd_init() < 0)
562 rte_panic("Cannot init igb pmd\n");
564 #ifdef RTE_LIBRTE_IXGBE_PMD
565 if (rte_ixgbe_pmd_init() < 0)
566 rte_panic("Cannot init ixgbe pmd\n");
569 if (rte_eal_pci_probe() < 0)
570 rte_panic("Cannot probe PCI\n");
572 nb_ports = rte_eth_dev_count();
573 if (nb_ports > MAX_PORTS)
574 nb_ports = MAX_PORTS;
576 nb_lcores = rte_lcore_count();
578 /* initialize all ports */
579 for (portid = 0; portid < nb_ports; portid++) {
580 /* skip ports that are not enabled */
581 if ((enabled_port_mask & (1 << portid)) == 0) {
582 printf("Skipping disabled port %d\n", portid);
586 qconf = &lcore_queue_conf[rx_lcore_id];
588 /* get the lcore_id for this port */
589 while (rte_lcore_is_enabled(rx_lcore_id) == 0 ||
590 qconf->n_rx_queue == (unsigned)rx_queue_per_lcore) {
593 qconf = &lcore_queue_conf[rx_lcore_id];
595 if (rx_lcore_id >= RTE_MAX_LCORE)
596 rte_exit(EXIT_FAILURE, "Not enough cores\n");
598 qconf->rx_queue_list[qconf->n_rx_queue] = portid;
602 printf("Initializing port %d on lcore %u... ", portid,
606 n_tx_queue = nb_lcores;
607 if (n_tx_queue > MAX_TX_QUEUE_PER_PORT)
608 n_tx_queue = MAX_TX_QUEUE_PER_PORT;
609 ret = rte_eth_dev_configure(portid, 1, (uint16_t)n_tx_queue,
612 rte_exit(EXIT_FAILURE, "Cannot configure device: "
616 rte_eth_macaddr_get(portid, &ports_eth_addr[portid]);
617 print_ethaddr(" Address:", &ports_eth_addr[portid]);
620 /* init one RX queue */
622 printf("rxq=%d ", queueid);
624 ret = rte_eth_rx_queue_setup(portid, queueid, nb_rxd,
628 rte_exit(EXIT_FAILURE, "rte_eth_tx_queue_setup: "
632 /* init one TX queue per couple (lcore,port) */
634 for (lcore_id = 0; lcore_id < RTE_MAX_LCORE; lcore_id++) {
635 if (rte_lcore_is_enabled(lcore_id) == 0)
637 printf("txq=%u,%d ", lcore_id, queueid);
639 ret = rte_eth_tx_queue_setup(portid, queueid, nb_txd,
642 rte_exit(EXIT_FAILURE, "rte_eth_tx_queue_setup: "
643 "err=%d, port=%d\n", ret, portid);
645 qconf = &lcore_queue_conf[lcore_id];
646 qconf->tx_queue_id[portid] = queueid;
651 ret = rte_eth_dev_start(portid);
653 rte_exit(EXIT_FAILURE, "rte_eth_dev_start: "
659 /* get link status */
660 rte_eth_link_get(portid, &link);
661 if (link.link_status) {
662 printf(" Link Up - speed %u Mbps - %s\n",
663 (uint32_t) link.link_speed,
664 (link.link_duplex == ETH_LINK_FULL_DUPLEX) ?
665 ("full-duplex") : ("half-duplex\n"));
667 printf(" Link Down\n");
670 /* Set port in promiscuous mode */
671 rte_eth_promiscuous_enable(portid);
674 /* create the LPM table */
675 l3fwd_lpm = rte_lpm_create("L3FWD_LPM", SOCKET0, L3FWD_LPM_MAX_RULES, 0);
676 if (l3fwd_lpm == NULL)
677 rte_panic("Unable to create the l3fwd LPM table\n");
679 /* populate the LPM table */
680 for (i = 0; i < L3FWD_NUM_ROUTES; i++) {
681 ret = rte_lpm_add(l3fwd_lpm,
682 l3fwd_route_array[i].ip,
683 l3fwd_route_array[i].depth,
684 l3fwd_route_array[i].if_out);
687 rte_panic("Unable to add entry %u to the l3fwd "
691 printf("Adding route 0x%08x / %d (%d)\n",
692 l3fwd_route_array[i].ip,
693 l3fwd_route_array[i].depth,
694 l3fwd_route_array[i].if_out);
697 /* launch per-lcore init on every lcore */
698 rte_eal_mp_remote_launch(main_loop, NULL, CALL_MASTER);
699 RTE_LCORE_FOREACH_SLAVE(lcore_id) {
700 if (rte_eal_wait_lcore(lcore_id) < 0)