1 /*******************************************************************************
3 Copyright (c) 2013 - 2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #ifndef _I40E_ADMINQ_CMD_H_
35 #define _I40E_ADMINQ_CMD_H_
37 /* This header file defines the i40e Admin Queue commands and is shared between
38 * i40e Firmware and Software.
40 * This file needs to comply with the Linux Kernel coding style.
43 #define I40E_FW_API_VERSION_MAJOR 0x0001
44 #define I40E_FW_API_VERSION_MINOR 0x0004
70 /* Flags sub-structure
71 * |0 |1 |2 |3 |4 |5 |6 |7 |8 |9 |10 |11 |12 |13 |14 |15 |
72 * |DD |CMP|ERR|VFE| * * RESERVED * * |LB |RD |VFC|BUF|SI |EI |FE |
75 /* command flags and offsets*/
76 #define I40E_AQ_FLAG_DD_SHIFT 0
77 #define I40E_AQ_FLAG_CMP_SHIFT 1
78 #define I40E_AQ_FLAG_ERR_SHIFT 2
79 #define I40E_AQ_FLAG_VFE_SHIFT 3
80 #define I40E_AQ_FLAG_LB_SHIFT 9
81 #define I40E_AQ_FLAG_RD_SHIFT 10
82 #define I40E_AQ_FLAG_VFC_SHIFT 11
83 #define I40E_AQ_FLAG_BUF_SHIFT 12
84 #define I40E_AQ_FLAG_SI_SHIFT 13
85 #define I40E_AQ_FLAG_EI_SHIFT 14
86 #define I40E_AQ_FLAG_FE_SHIFT 15
88 #define I40E_AQ_FLAG_DD (1 << I40E_AQ_FLAG_DD_SHIFT) /* 0x1 */
89 #define I40E_AQ_FLAG_CMP (1 << I40E_AQ_FLAG_CMP_SHIFT) /* 0x2 */
90 #define I40E_AQ_FLAG_ERR (1 << I40E_AQ_FLAG_ERR_SHIFT) /* 0x4 */
91 #define I40E_AQ_FLAG_VFE (1 << I40E_AQ_FLAG_VFE_SHIFT) /* 0x8 */
92 #define I40E_AQ_FLAG_LB (1 << I40E_AQ_FLAG_LB_SHIFT) /* 0x200 */
93 #define I40E_AQ_FLAG_RD (1 << I40E_AQ_FLAG_RD_SHIFT) /* 0x400 */
94 #define I40E_AQ_FLAG_VFC (1 << I40E_AQ_FLAG_VFC_SHIFT) /* 0x800 */
95 #define I40E_AQ_FLAG_BUF (1 << I40E_AQ_FLAG_BUF_SHIFT) /* 0x1000 */
96 #define I40E_AQ_FLAG_SI (1 << I40E_AQ_FLAG_SI_SHIFT) /* 0x2000 */
97 #define I40E_AQ_FLAG_EI (1 << I40E_AQ_FLAG_EI_SHIFT) /* 0x4000 */
98 #define I40E_AQ_FLAG_FE (1 << I40E_AQ_FLAG_FE_SHIFT) /* 0x8000 */
101 enum i40e_admin_queue_err {
102 I40E_AQ_RC_OK = 0, /* success */
103 I40E_AQ_RC_EPERM = 1, /* Operation not permitted */
104 I40E_AQ_RC_ENOENT = 2, /* No such element */
105 I40E_AQ_RC_ESRCH = 3, /* Bad opcode */
106 I40E_AQ_RC_EINTR = 4, /* operation interrupted */
107 I40E_AQ_RC_EIO = 5, /* I/O error */
108 I40E_AQ_RC_ENXIO = 6, /* No such resource */
109 I40E_AQ_RC_E2BIG = 7, /* Arg too long */
110 I40E_AQ_RC_EAGAIN = 8, /* Try again */
111 I40E_AQ_RC_ENOMEM = 9, /* Out of memory */
112 I40E_AQ_RC_EACCES = 10, /* Permission denied */
113 I40E_AQ_RC_EFAULT = 11, /* Bad address */
114 I40E_AQ_RC_EBUSY = 12, /* Device or resource busy */
115 I40E_AQ_RC_EEXIST = 13, /* object already exists */
116 I40E_AQ_RC_EINVAL = 14, /* Invalid argument */
117 I40E_AQ_RC_ENOTTY = 15, /* Not a typewriter */
118 I40E_AQ_RC_ENOSPC = 16, /* No space left or alloc failure */
119 I40E_AQ_RC_ENOSYS = 17, /* Function not implemented */
120 I40E_AQ_RC_ERANGE = 18, /* Parameter out of range */
121 I40E_AQ_RC_EFLUSHED = 19, /* Cmd flushed due to prev cmd error */
122 I40E_AQ_RC_BAD_ADDR = 20, /* Descriptor contains a bad pointer */
123 I40E_AQ_RC_EMODE = 21, /* Op not allowed in current dev mode */
124 I40E_AQ_RC_EFBIG = 22, /* File too large */
127 /* Admin Queue command opcodes */
128 enum i40e_admin_queue_opc {
130 i40e_aqc_opc_get_version = 0x0001,
131 i40e_aqc_opc_driver_version = 0x0002,
132 i40e_aqc_opc_queue_shutdown = 0x0003,
133 i40e_aqc_opc_set_pf_context = 0x0004,
135 /* resource ownership */
136 i40e_aqc_opc_request_resource = 0x0008,
137 i40e_aqc_opc_release_resource = 0x0009,
139 i40e_aqc_opc_list_func_capabilities = 0x000A,
140 i40e_aqc_opc_list_dev_capabilities = 0x000B,
143 i40e_aqc_opc_mac_address_read = 0x0107,
144 i40e_aqc_opc_mac_address_write = 0x0108,
147 i40e_aqc_opc_clear_pxe_mode = 0x0110,
149 /* internal switch commands */
150 i40e_aqc_opc_get_switch_config = 0x0200,
151 i40e_aqc_opc_add_statistics = 0x0201,
152 i40e_aqc_opc_remove_statistics = 0x0202,
153 i40e_aqc_opc_set_port_parameters = 0x0203,
154 i40e_aqc_opc_get_switch_resource_alloc = 0x0204,
156 i40e_aqc_opc_add_vsi = 0x0210,
157 i40e_aqc_opc_update_vsi_parameters = 0x0211,
158 i40e_aqc_opc_get_vsi_parameters = 0x0212,
160 i40e_aqc_opc_add_pv = 0x0220,
161 i40e_aqc_opc_update_pv_parameters = 0x0221,
162 i40e_aqc_opc_get_pv_parameters = 0x0222,
164 i40e_aqc_opc_add_veb = 0x0230,
165 i40e_aqc_opc_update_veb_parameters = 0x0231,
166 i40e_aqc_opc_get_veb_parameters = 0x0232,
168 i40e_aqc_opc_delete_element = 0x0243,
170 i40e_aqc_opc_add_macvlan = 0x0250,
171 i40e_aqc_opc_remove_macvlan = 0x0251,
172 i40e_aqc_opc_add_vlan = 0x0252,
173 i40e_aqc_opc_remove_vlan = 0x0253,
174 i40e_aqc_opc_set_vsi_promiscuous_modes = 0x0254,
175 i40e_aqc_opc_add_tag = 0x0255,
176 i40e_aqc_opc_remove_tag = 0x0256,
177 i40e_aqc_opc_add_multicast_etag = 0x0257,
178 i40e_aqc_opc_remove_multicast_etag = 0x0258,
179 i40e_aqc_opc_update_tag = 0x0259,
180 i40e_aqc_opc_add_control_packet_filter = 0x025A,
181 i40e_aqc_opc_remove_control_packet_filter = 0x025B,
182 i40e_aqc_opc_add_cloud_filters = 0x025C,
183 i40e_aqc_opc_remove_cloud_filters = 0x025D,
185 i40e_aqc_opc_add_mirror_rule = 0x0260,
186 i40e_aqc_opc_delete_mirror_rule = 0x0261,
189 i40e_aqc_opc_dcb_ignore_pfc = 0x0301,
190 i40e_aqc_opc_dcb_updated = 0x0302,
193 i40e_aqc_opc_configure_vsi_bw_limit = 0x0400,
194 i40e_aqc_opc_configure_vsi_ets_sla_bw_limit = 0x0406,
195 i40e_aqc_opc_configure_vsi_tc_bw = 0x0407,
196 i40e_aqc_opc_query_vsi_bw_config = 0x0408,
197 i40e_aqc_opc_query_vsi_ets_sla_config = 0x040A,
198 i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,
200 i40e_aqc_opc_enable_switching_comp_ets = 0x0413,
201 i40e_aqc_opc_modify_switching_comp_ets = 0x0414,
202 i40e_aqc_opc_disable_switching_comp_ets = 0x0415,
203 i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,
204 i40e_aqc_opc_configure_switching_comp_bw_config = 0x0417,
205 i40e_aqc_opc_query_switching_comp_ets_config = 0x0418,
206 i40e_aqc_opc_query_port_ets_config = 0x0419,
207 i40e_aqc_opc_query_switching_comp_bw_config = 0x041A,
208 i40e_aqc_opc_suspend_port_tx = 0x041B,
209 i40e_aqc_opc_resume_port_tx = 0x041C,
210 i40e_aqc_opc_configure_partition_bw = 0x041D,
213 i40e_aqc_opc_query_hmc_resource_profile = 0x0500,
214 i40e_aqc_opc_set_hmc_resource_profile = 0x0501,
217 i40e_aqc_opc_get_phy_abilities = 0x0600,
218 i40e_aqc_opc_set_phy_config = 0x0601,
219 i40e_aqc_opc_set_mac_config = 0x0603,
220 i40e_aqc_opc_set_link_restart_an = 0x0605,
221 i40e_aqc_opc_get_link_status = 0x0607,
222 i40e_aqc_opc_set_phy_int_mask = 0x0613,
223 i40e_aqc_opc_get_local_advt_reg = 0x0614,
224 i40e_aqc_opc_set_local_advt_reg = 0x0615,
225 i40e_aqc_opc_get_partner_advt = 0x0616,
226 i40e_aqc_opc_set_lb_modes = 0x0618,
227 i40e_aqc_opc_get_phy_wol_caps = 0x0621,
228 i40e_aqc_opc_set_phy_debug = 0x0622,
229 i40e_aqc_opc_upload_ext_phy_fm = 0x0625,
232 i40e_aqc_opc_nvm_read = 0x0701,
233 i40e_aqc_opc_nvm_erase = 0x0702,
234 i40e_aqc_opc_nvm_update = 0x0703,
235 i40e_aqc_opc_nvm_config_read = 0x0704,
236 i40e_aqc_opc_nvm_config_write = 0x0705,
237 i40e_aqc_opc_oem_post_update = 0x0720,
239 /* virtualization commands */
240 i40e_aqc_opc_send_msg_to_pf = 0x0801,
241 i40e_aqc_opc_send_msg_to_vf = 0x0802,
242 i40e_aqc_opc_send_msg_to_peer = 0x0803,
244 /* alternate structure */
245 i40e_aqc_opc_alternate_write = 0x0900,
246 i40e_aqc_opc_alternate_write_indirect = 0x0901,
247 i40e_aqc_opc_alternate_read = 0x0902,
248 i40e_aqc_opc_alternate_read_indirect = 0x0903,
249 i40e_aqc_opc_alternate_write_done = 0x0904,
250 i40e_aqc_opc_alternate_set_mode = 0x0905,
251 i40e_aqc_opc_alternate_clear_port = 0x0906,
254 i40e_aqc_opc_lldp_get_mib = 0x0A00,
255 i40e_aqc_opc_lldp_update_mib = 0x0A01,
256 i40e_aqc_opc_lldp_add_tlv = 0x0A02,
257 i40e_aqc_opc_lldp_update_tlv = 0x0A03,
258 i40e_aqc_opc_lldp_delete_tlv = 0x0A04,
259 i40e_aqc_opc_lldp_stop = 0x0A05,
260 i40e_aqc_opc_lldp_start = 0x0A06,
261 i40e_aqc_opc_get_cee_dcb_cfg = 0x0A07,
262 i40e_aqc_opc_lldp_set_local_mib = 0x0A08,
263 i40e_aqc_opc_lldp_stop_start_spec_agent = 0x0A09,
265 /* Tunnel commands */
266 i40e_aqc_opc_add_udp_tunnel = 0x0B00,
267 i40e_aqc_opc_del_udp_tunnel = 0x0B01,
269 i40e_aqc_opc_set_rss_key = 0x0B02,
270 i40e_aqc_opc_set_rss_lut = 0x0B03,
271 i40e_aqc_opc_get_rss_key = 0x0B04,
272 i40e_aqc_opc_get_rss_lut = 0x0B05,
275 i40e_aqc_opc_set_wol_filter = 0x0120,
276 i40e_aqc_opc_get_wake_reason = 0x0121,
280 i40e_aqc_opc_set_proxy_config = 0x0104,
281 i40e_aqc_opc_set_ns_proxy_table_entry = 0x0105,
284 i40e_aqc_opc_event_lan_overflow = 0x1001,
287 i40e_aqc_opc_oem_parameter_change = 0xFE00,
288 i40e_aqc_opc_oem_device_status_change = 0xFE01,
289 i40e_aqc_opc_oem_ocsd_initialize = 0xFE02,
290 i40e_aqc_opc_oem_ocbb_initialize = 0xFE03,
293 i40e_aqc_opc_debug_read_reg = 0xFF03,
294 i40e_aqc_opc_debug_write_reg = 0xFF04,
295 i40e_aqc_opc_debug_modify_reg = 0xFF07,
296 i40e_aqc_opc_debug_dump_internals = 0xFF08,
299 /* command structures and indirect data structures */
301 /* Structure naming conventions:
302 * - no suffix for direct command descriptor structures
303 * - _data for indirect sent data
304 * - _resp for indirect return data (data which is both will use _data)
305 * - _completion for direct return data
306 * - _element_ for repeated elements (may also be _data or _resp)
308 * Command structures are expected to overlay the params.raw member of the basic
309 * descriptor, and as such cannot exceed 16 bytes in length.
312 /* This macro is used to generate a compilation error if a structure
313 * is not exactly the correct length. It gives a divide by zero error if the
314 * structure is not of the correct size, otherwise it creates an enum that is
317 #define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \
318 { i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }
320 /* This macro is used extensively to ensure that command structures are 16
321 * bytes in length as they have to map to the raw array of that size.
323 #define I40E_CHECK_CMD_LENGTH(X) I40E_CHECK_STRUCT_LEN(16, X)
325 /* internal (0x00XX) commands */
327 /* Get version (direct 0x0001) */
328 struct i40e_aqc_get_version {
337 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);
339 /* Send driver version (indirect 0x0002) */
340 struct i40e_aqc_driver_version {
344 u8 driver_subbuild_ver;
350 I40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);
352 /* Queue Shutdown (direct 0x0003) */
353 struct i40e_aqc_queue_shutdown {
354 __le32 driver_unloading;
355 #define I40E_AQ_DRIVER_UNLOADING 0x1
359 I40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);
361 /* Set PF context (0x0004, direct) */
362 struct i40e_aqc_set_pf_context {
367 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);
369 /* Request resource ownership (direct 0x0008)
370 * Release resource ownership (direct 0x0009)
372 #define I40E_AQ_RESOURCE_NVM 1
373 #define I40E_AQ_RESOURCE_SDP 2
374 #define I40E_AQ_RESOURCE_ACCESS_READ 1
375 #define I40E_AQ_RESOURCE_ACCESS_WRITE 2
376 #define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 3000
377 #define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 180000
379 struct i40e_aqc_request_resource {
383 __le32 resource_number;
387 I40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);
389 /* Get function capabilities (indirect 0x000A)
390 * Get device capabilities (indirect 0x000B)
392 struct i40e_aqc_list_capabilites {
394 #define I40E_AQ_LIST_CAP_PF_INDEX_EN 1
402 I40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);
404 struct i40e_aqc_list_capabilities_element_resp {
416 #define I40E_AQ_CAP_ID_SWITCH_MODE 0x0001
417 #define I40E_AQ_CAP_ID_MNG_MODE 0x0002
418 #define I40E_AQ_CAP_ID_NPAR_ACTIVE 0x0003
419 #define I40E_AQ_CAP_ID_OS2BMC_CAP 0x0004
420 #define I40E_AQ_CAP_ID_FUNCTIONS_VALID 0x0005
421 #define I40E_AQ_CAP_ID_ALTERNATE_RAM 0x0006
422 #define I40E_AQ_CAP_ID_SRIOV 0x0012
423 #define I40E_AQ_CAP_ID_VF 0x0013
424 #define I40E_AQ_CAP_ID_VMDQ 0x0014
425 #define I40E_AQ_CAP_ID_8021QBG 0x0015
426 #define I40E_AQ_CAP_ID_8021QBR 0x0016
427 #define I40E_AQ_CAP_ID_VSI 0x0017
428 #define I40E_AQ_CAP_ID_DCB 0x0018
429 #define I40E_AQ_CAP_ID_FCOE 0x0021
430 #define I40E_AQ_CAP_ID_ISCSI 0x0022
431 #define I40E_AQ_CAP_ID_RSS 0x0040
432 #define I40E_AQ_CAP_ID_RXQ 0x0041
433 #define I40E_AQ_CAP_ID_TXQ 0x0042
434 #define I40E_AQ_CAP_ID_MSIX 0x0043
435 #define I40E_AQ_CAP_ID_VF_MSIX 0x0044
436 #define I40E_AQ_CAP_ID_FLOW_DIRECTOR 0x0045
437 #define I40E_AQ_CAP_ID_1588 0x0046
438 #define I40E_AQ_CAP_ID_IWARP 0x0051
439 #define I40E_AQ_CAP_ID_LED 0x0061
440 #define I40E_AQ_CAP_ID_SDP 0x0062
441 #define I40E_AQ_CAP_ID_MDIO 0x0063
442 #define I40E_AQ_CAP_ID_FLEX10 0x00F1
443 #define I40E_AQ_CAP_ID_CEM 0x00F2
445 /* Set CPPM Configuration (direct 0x0103) */
446 struct i40e_aqc_cppm_configuration {
447 __le16 command_flags;
448 #define I40E_AQ_CPPM_EN_LTRC 0x0800
449 #define I40E_AQ_CPPM_EN_DMCTH 0x1000
450 #define I40E_AQ_CPPM_EN_DMCTLX 0x2000
451 #define I40E_AQ_CPPM_EN_HPTC 0x4000
452 #define I40E_AQ_CPPM_EN_DMARC 0x8000
461 I40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);
463 /* Set ARP Proxy command / response (indirect 0x0104) */
464 struct i40e_aqc_arp_proxy_data {
465 __le16 command_flags;
466 #define I40E_AQ_ARP_INIT_IPV4 0x0008
467 #define I40E_AQ_ARP_UNSUP_CTL 0x0010
468 #define I40E_AQ_ARP_ENA 0x0020
469 #define I40E_AQ_ARP_ADD_IPV4 0x0040
470 #define I40E_AQ_ARP_DEL_IPV4 0x0080
478 I40E_CHECK_STRUCT_LEN(0x14, i40e_aqc_arp_proxy_data);
480 /* Set NS Proxy Table Entry Command (indirect 0x0105) */
481 struct i40e_aqc_ns_proxy_data {
482 __le16 table_idx_mac_addr_0;
483 __le16 table_idx_mac_addr_1;
484 __le16 table_idx_ipv6_0;
485 __le16 table_idx_ipv6_1;
487 #define I40E_AQ_NS_PROXY_ADD_0 0x0100
488 #define I40E_AQ_NS_PROXY_DEL_0 0x0200
489 #define I40E_AQ_NS_PROXY_ADD_1 0x0400
490 #define I40E_AQ_NS_PROXY_DEL_1 0x0800
491 #define I40E_AQ_NS_PROXY_ADD_IPV6_0 0x1000
492 #define I40E_AQ_NS_PROXY_DEL_IPV6_0 0x2000
493 #define I40E_AQ_NS_PROXY_ADD_IPV6_1 0x4000
494 #define I40E_AQ_NS_PROXY_DEL_IPV6_1 0x8000
495 #define I40E_AQ_NS_PROXY_COMMAND_SEQ 0x0001
496 #define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 0x0002
497 #define I40E_AQ_NS_PROXY_INIT_MAC_TBL 0x0004
500 u8 local_mac_addr[6];
501 u8 ipv6_addr_0[16]; /* Warning! spec specifies BE byte order */
505 I40E_CHECK_STRUCT_LEN(0x3c, i40e_aqc_ns_proxy_data);
507 /* Manage LAA Command (0x0106) - obsolete */
508 struct i40e_aqc_mng_laa {
509 __le16 command_flags;
510 #define I40E_AQ_LAA_FLAG_WR 0x8000
517 I40E_CHECK_CMD_LENGTH(i40e_aqc_mng_laa);
519 /* Manage MAC Address Read Command (indirect 0x0107) */
520 struct i40e_aqc_mac_address_read {
521 __le16 command_flags;
522 #define I40E_AQC_LAN_ADDR_VALID 0x10
523 #define I40E_AQC_SAN_ADDR_VALID 0x20
524 #define I40E_AQC_PORT_ADDR_VALID 0x40
525 #define I40E_AQC_WOL_ADDR_VALID 0x80
526 #define I40E_AQC_MC_MAG_EN_VALID 0x100
527 #define I40E_AQC_ADDR_VALID_MASK 0x1F0
533 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);
535 struct i40e_aqc_mac_address_read_data {
542 I40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);
544 /* Manage MAC Address Write Command (0x0108) */
545 struct i40e_aqc_mac_address_write {
546 __le16 command_flags;
547 #define I40E_AQC_WRITE_TYPE_LAA_ONLY 0x0000
548 #define I40E_AQC_WRITE_TYPE_LAA_WOL 0x4000
549 #define I40E_AQC_WRITE_TYPE_PORT 0x8000
550 #define I40E_AQC_WRITE_TYPE_UPDATE_MC_MAG 0xC000
551 #define I40E_AQC_WRITE_TYPE_MASK 0xC000
558 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);
560 /* PXE commands (0x011x) */
562 /* Clear PXE Command and response (direct 0x0110) */
563 struct i40e_aqc_clear_pxe {
568 I40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);
570 /* Switch configuration commands (0x02xx) */
572 /* Used by many indirect commands that only pass an seid and a buffer in the
575 struct i40e_aqc_switch_seid {
582 I40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);
584 /* Get Switch Configuration command (indirect 0x0200)
585 * uses i40e_aqc_switch_seid for the descriptor
587 struct i40e_aqc_get_switch_config_header_resp {
593 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_config_header_resp);
595 struct i40e_aqc_switch_config_element_resp {
597 #define I40E_AQ_SW_ELEM_TYPE_MAC 1
598 #define I40E_AQ_SW_ELEM_TYPE_PF 2
599 #define I40E_AQ_SW_ELEM_TYPE_VF 3
600 #define I40E_AQ_SW_ELEM_TYPE_EMP 4
601 #define I40E_AQ_SW_ELEM_TYPE_BMC 5
602 #define I40E_AQ_SW_ELEM_TYPE_PV 16
603 #define I40E_AQ_SW_ELEM_TYPE_VEB 17
604 #define I40E_AQ_SW_ELEM_TYPE_PA 18
605 #define I40E_AQ_SW_ELEM_TYPE_VSI 19
607 #define I40E_AQ_SW_ELEM_REV_1 1
610 __le16 downlink_seid;
613 #define I40E_AQ_CONN_TYPE_REGULAR 0x1
614 #define I40E_AQ_CONN_TYPE_DEFAULT 0x2
615 #define I40E_AQ_CONN_TYPE_CASCADED 0x3
620 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_config_element_resp);
622 /* Get Switch Configuration (indirect 0x0200)
623 * an array of elements are returned in the response buffer
624 * the first in the array is the header, remainder are elements
626 struct i40e_aqc_get_switch_config_resp {
627 struct i40e_aqc_get_switch_config_header_resp header;
628 struct i40e_aqc_switch_config_element_resp element[1];
631 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_switch_config_resp);
633 /* Add Statistics (direct 0x0201)
634 * Remove Statistics (direct 0x0202)
636 struct i40e_aqc_add_remove_statistics {
643 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);
645 /* Set Port Parameters command (direct 0x0203) */
646 struct i40e_aqc_set_port_parameters {
647 __le16 command_flags;
648 #define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 1
649 #define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 2 /* must set! */
650 #define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 4
651 __le16 bad_frame_vsi;
652 __le16 default_seid; /* reserved for command */
656 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);
658 /* Get Switch Resource Allocation (indirect 0x0204) */
659 struct i40e_aqc_get_switch_resource_alloc {
660 u8 num_entries; /* reserved for command */
666 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);
668 /* expect an array of these structs in the response buffer */
669 struct i40e_aqc_switch_resource_alloc_element_resp {
671 #define I40E_AQ_RESOURCE_TYPE_VEB 0x0
672 #define I40E_AQ_RESOURCE_TYPE_VSI 0x1
673 #define I40E_AQ_RESOURCE_TYPE_MACADDR 0x2
674 #define I40E_AQ_RESOURCE_TYPE_STAG 0x3
675 #define I40E_AQ_RESOURCE_TYPE_ETAG 0x4
676 #define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 0x5
677 #define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 0x6
678 #define I40E_AQ_RESOURCE_TYPE_VLAN 0x7
679 #define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 0x8
680 #define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 0x9
681 #define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 0xA
682 #define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 0xB
683 #define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 0xC
684 #define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 0xD
685 #define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 0xF
686 #define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 0x10
687 #define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 0x11
688 #define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 0x12
689 #define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 0x13
694 __le16 total_unalloced;
698 I40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_resource_alloc_element_resp);
700 /* Add VSI (indirect 0x0210)
701 * this indirect command uses struct i40e_aqc_vsi_properties_data
702 * as the indirect buffer (128 bytes)
704 * Update VSI (indirect 0x211)
705 * uses the same data structure as Add VSI
707 * Get VSI (indirect 0x0212)
708 * uses the same completion and data structure as Add VSI
710 struct i40e_aqc_add_get_update_vsi {
713 #define I40E_AQ_VSI_CONN_TYPE_NORMAL 0x1
714 #define I40E_AQ_VSI_CONN_TYPE_DEFAULT 0x2
715 #define I40E_AQ_VSI_CONN_TYPE_CASCADED 0x3
720 #define I40E_AQ_VSI_TYPE_SHIFT 0x0
721 #define I40E_AQ_VSI_TYPE_MASK (0x3 << I40E_AQ_VSI_TYPE_SHIFT)
722 #define I40E_AQ_VSI_TYPE_VF 0x0
723 #define I40E_AQ_VSI_TYPE_VMDQ2 0x1
724 #define I40E_AQ_VSI_TYPE_PF 0x2
725 #define I40E_AQ_VSI_TYPE_EMP_MNG 0x3
726 #define I40E_AQ_VSI_FLAG_CASCADED_PV 0x4
731 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);
733 struct i40e_aqc_add_get_update_vsi_completion {
742 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);
744 struct i40e_aqc_vsi_properties_data {
745 /* first 96 byte are written by SW */
746 __le16 valid_sections;
747 #define I40E_AQ_VSI_PROP_SWITCH_VALID 0x0001
748 #define I40E_AQ_VSI_PROP_SECURITY_VALID 0x0002
749 #define I40E_AQ_VSI_PROP_VLAN_VALID 0x0004
750 #define I40E_AQ_VSI_PROP_CAS_PV_VALID 0x0008
751 #define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 0x0010
752 #define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 0x0020
753 #define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 0x0040
754 #define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 0x0080
755 #define I40E_AQ_VSI_PROP_OUTER_UP_VALID 0x0100
756 #define I40E_AQ_VSI_PROP_SCHED_VALID 0x0200
758 __le16 switch_id; /* 12bit id combined with flags below */
759 #define I40E_AQ_VSI_SW_ID_SHIFT 0x0000
760 #define I40E_AQ_VSI_SW_ID_MASK (0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)
761 #define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 0x1000
762 #define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 0x2000
763 #define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 0x4000
765 /* security section */
767 #define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 0x01
768 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 0x02
769 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 0x04
772 __le16 pvid; /* VLANS include priority bits */
775 #define I40E_AQ_VSI_PVLAN_MODE_SHIFT 0x00
776 #define I40E_AQ_VSI_PVLAN_MODE_MASK (0x03 << \
777 I40E_AQ_VSI_PVLAN_MODE_SHIFT)
778 #define I40E_AQ_VSI_PVLAN_MODE_TAGGED 0x01
779 #define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 0x02
780 #define I40E_AQ_VSI_PVLAN_MODE_ALL 0x03
781 #define I40E_AQ_VSI_PVLAN_INSERT_PVID 0x04
782 #define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 0x03
783 #define I40E_AQ_VSI_PVLAN_EMOD_MASK (0x3 << \
784 I40E_AQ_VSI_PVLAN_EMOD_SHIFT)
785 #define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 0x0
786 #define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 0x08
787 #define I40E_AQ_VSI_PVLAN_EMOD_STR 0x10
788 #define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 0x18
789 u8 pvlan_reserved[3];
790 /* ingress egress up sections */
791 __le32 ingress_table; /* bitmap, 3 bits per up */
792 #define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 0
793 #define I40E_AQ_VSI_UP_TABLE_UP0_MASK (0x7 << \
794 I40E_AQ_VSI_UP_TABLE_UP0_SHIFT)
795 #define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 3
796 #define I40E_AQ_VSI_UP_TABLE_UP1_MASK (0x7 << \
797 I40E_AQ_VSI_UP_TABLE_UP1_SHIFT)
798 #define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 6
799 #define I40E_AQ_VSI_UP_TABLE_UP2_MASK (0x7 << \
800 I40E_AQ_VSI_UP_TABLE_UP2_SHIFT)
801 #define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 9
802 #define I40E_AQ_VSI_UP_TABLE_UP3_MASK (0x7 << \
803 I40E_AQ_VSI_UP_TABLE_UP3_SHIFT)
804 #define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 12
805 #define I40E_AQ_VSI_UP_TABLE_UP4_MASK (0x7 << \
806 I40E_AQ_VSI_UP_TABLE_UP4_SHIFT)
807 #define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 15
808 #define I40E_AQ_VSI_UP_TABLE_UP5_MASK (0x7 << \
809 I40E_AQ_VSI_UP_TABLE_UP5_SHIFT)
810 #define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 18
811 #define I40E_AQ_VSI_UP_TABLE_UP6_MASK (0x7 << \
812 I40E_AQ_VSI_UP_TABLE_UP6_SHIFT)
813 #define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 21
814 #define I40E_AQ_VSI_UP_TABLE_UP7_MASK (0x7 << \
815 I40E_AQ_VSI_UP_TABLE_UP7_SHIFT)
816 __le32 egress_table; /* same defines as for ingress table */
817 /* cascaded PV section */
820 #define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 0x00
821 #define I40E_AQ_VSI_CAS_PV_TAGX_MASK (0x03 << \
822 I40E_AQ_VSI_CAS_PV_TAGX_SHIFT)
823 #define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 0x00
824 #define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 0x01
825 #define I40E_AQ_VSI_CAS_PV_TAGX_COPY 0x02
826 #define I40E_AQ_VSI_CAS_PV_INSERT_TAG 0x10
827 #define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 0x20
828 #define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 0x40
830 /* queue mapping section */
831 __le16 mapping_flags;
832 #define I40E_AQ_VSI_QUE_MAP_CONTIG 0x0
833 #define I40E_AQ_VSI_QUE_MAP_NONCONTIG 0x1
834 __le16 queue_mapping[16];
835 #define I40E_AQ_VSI_QUEUE_SHIFT 0x0
836 #define I40E_AQ_VSI_QUEUE_MASK (0x7FF << I40E_AQ_VSI_QUEUE_SHIFT)
837 __le16 tc_mapping[8];
838 #define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 0
839 #define I40E_AQ_VSI_TC_QUE_OFFSET_MASK (0x1FF << \
840 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT)
841 #define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 9
842 #define I40E_AQ_VSI_TC_QUE_NUMBER_MASK (0x7 << \
843 I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT)
844 /* queueing option section */
845 u8 queueing_opt_flags;
846 #define I40E_AQ_VSI_QUE_OPT_TCP_ENA 0x10
847 #define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 0x20
849 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_PF 0x00
850 #define I40E_AQ_VSI_QUE_OPT_RSS_LUT_VSI 0x40
852 u8 queueing_opt_reserved[3];
853 /* scheduler section */
856 /* outer up section */
857 __le32 outer_up_table; /* same structure and defines as ingress table */
859 /* last 32 bytes are written by FW */
861 #define I40E_AQ_VSI_QS_HANDLE_INVALID 0xFFFF
862 __le16 stat_counter_idx;
864 u8 resp_reserved[12];
867 I40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);
869 /* Add Port Virtualizer (direct 0x0220)
870 * also used for update PV (direct 0x0221) but only flags are used
871 * (IS_CTRL_PORT only works on add PV)
873 struct i40e_aqc_add_update_pv {
874 __le16 command_flags;
875 #define I40E_AQC_PV_FLAG_PV_TYPE 0x1
876 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 0x2
877 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 0x4
878 #define I40E_AQC_PV_FLAG_IS_CTRL_PORT 0x8
880 __le16 connected_seid;
884 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);
886 struct i40e_aqc_add_update_pv_completion {
887 /* reserved for update; for add also encodes error if rc == ENOSPC */
889 #define I40E_AQC_PV_ERR_FLAG_NO_PV 0x1
890 #define I40E_AQC_PV_ERR_FLAG_NO_SCHED 0x2
891 #define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 0x4
892 #define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 0x8
896 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);
898 /* Get PV Params (direct 0x0222)
899 * uses i40e_aqc_switch_seid for the descriptor
902 struct i40e_aqc_get_pv_params_completion {
905 __le16 pv_flags; /* same flags as add_pv */
906 #define I40E_AQC_GET_PV_PV_TYPE 0x1
907 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 0x2
908 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 0x4
910 __le16 default_port_seid;
913 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);
915 /* Add VEB (direct 0x0230) */
916 struct i40e_aqc_add_veb {
918 __le16 downlink_seid;
920 #define I40E_AQC_ADD_VEB_FLOATING 0x1
921 #define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 1
922 #define I40E_AQC_ADD_VEB_PORT_TYPE_MASK (0x3 << \
923 I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT)
924 #define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 0x2
925 #define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 0x4
926 #define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 0x8
931 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);
933 struct i40e_aqc_add_veb_completion {
936 /* also encodes error if rc == ENOSPC; codes are the same as add_pv */
938 #define I40E_AQC_VEB_ERR_FLAG_NO_VEB 0x1
939 #define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 0x2
940 #define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 0x4
941 #define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 0x8
942 __le16 statistic_index;
947 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);
949 /* Get VEB Parameters (direct 0x0232)
950 * uses i40e_aqc_switch_seid for the descriptor
952 struct i40e_aqc_get_veb_parameters_completion {
955 __le16 veb_flags; /* only the first/last flags from 0x0230 is valid */
956 __le16 statistic_index;
962 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);
964 /* Delete Element (direct 0x0243)
965 * uses the generic i40e_aqc_switch_seid
968 /* Add MAC-VLAN (indirect 0x0250) */
970 /* used for the command for most vlan commands */
971 struct i40e_aqc_macvlan {
972 __le16 num_addresses;
974 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 0
975 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK (0x3FF << \
976 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
977 #define I40E_AQC_MACVLAN_CMD_SEID_VALID 0x8000
982 I40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);
984 /* indirect data for command and response */
985 struct i40e_aqc_add_macvlan_element_data {
989 #define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 0x0001
990 #define I40E_AQC_MACVLAN_ADD_HASH_MATCH 0x0002
991 #define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 0x0004
992 #define I40E_AQC_MACVLAN_ADD_TO_QUEUE 0x0008
994 #define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 0
995 #define I40E_AQC_MACVLAN_CMD_QUEUE_MASK (0x7FF << \
996 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
997 /* response section */
999 #define I40E_AQC_MM_PERFECT_MATCH 0x01
1000 #define I40E_AQC_MM_HASH_MATCH 0x02
1001 #define I40E_AQC_MM_ERR_NO_RES 0xFF
1005 struct i40e_aqc_add_remove_macvlan_completion {
1006 __le16 perfect_mac_used;
1007 __le16 perfect_mac_free;
1008 __le16 unicast_hash_free;
1009 __le16 multicast_hash_free;
1014 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);
1016 /* Remove MAC-VLAN (indirect 0x0251)
1017 * uses i40e_aqc_macvlan for the descriptor
1018 * data points to an array of num_addresses of elements
1021 struct i40e_aqc_remove_macvlan_element_data {
1025 #define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 0x01
1026 #define I40E_AQC_MACVLAN_DEL_HASH_MATCH 0x02
1027 #define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 0x08
1028 #define I40E_AQC_MACVLAN_DEL_ALL_VSIS 0x10
1032 #define I40E_AQC_REMOVE_MACVLAN_SUCCESS 0x0
1033 #define I40E_AQC_REMOVE_MACVLAN_FAIL 0xFF
1034 u8 reply_reserved[3];
1037 /* Add VLAN (indirect 0x0252)
1038 * Remove VLAN (indirect 0x0253)
1039 * use the generic i40e_aqc_macvlan for the command
1041 struct i40e_aqc_add_remove_vlan_element_data {
1044 /* flags for add VLAN */
1045 #define I40E_AQC_ADD_VLAN_LOCAL 0x1
1046 #define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1
1047 #define I40E_AQC_ADD_PVLAN_TYPE_MASK (0x3 << I40E_AQC_ADD_PVLAN_TYPE_SHIFT)
1048 #define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 0x0
1049 #define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 0x2
1050 #define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 0x4
1051 #define I40E_AQC_VLAN_PTYPE_SHIFT 3
1052 #define I40E_AQC_VLAN_PTYPE_MASK (0x3 << I40E_AQC_VLAN_PTYPE_SHIFT)
1053 #define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 0x0
1054 #define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 0x8
1055 #define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 0x10
1056 #define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 0x18
1057 /* flags for remove VLAN */
1058 #define I40E_AQC_REMOVE_VLAN_ALL 0x1
1061 /* flags for add VLAN */
1062 #define I40E_AQC_ADD_VLAN_SUCCESS 0x0
1063 #define I40E_AQC_ADD_VLAN_FAIL_REQUEST 0xFE
1064 #define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 0xFF
1065 /* flags for remove VLAN */
1066 #define I40E_AQC_REMOVE_VLAN_SUCCESS 0x0
1067 #define I40E_AQC_REMOVE_VLAN_FAIL 0xFF
1071 struct i40e_aqc_add_remove_vlan_completion {
1079 /* Set VSI Promiscuous Modes (direct 0x0254) */
1080 struct i40e_aqc_set_vsi_promiscuous_modes {
1081 __le16 promiscuous_flags;
1083 /* flags used for both fields above */
1084 #define I40E_AQC_SET_VSI_PROMISC_UNICAST 0x01
1085 #define I40E_AQC_SET_VSI_PROMISC_MULTICAST 0x02
1086 #define I40E_AQC_SET_VSI_PROMISC_BROADCAST 0x04
1087 #define I40E_AQC_SET_VSI_DEFAULT 0x08
1088 #define I40E_AQC_SET_VSI_PROMISC_VLAN 0x10
1090 #define I40E_AQC_VSI_PROM_CMD_SEID_MASK 0x3FF
1092 #define I40E_AQC_SET_VSI_VLAN_MASK 0x0FFF
1093 #define I40E_AQC_SET_VSI_VLAN_VALID 0x8000
1097 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);
1099 /* Add S/E-tag command (direct 0x0255)
1100 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1102 struct i40e_aqc_add_tag {
1104 #define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 0x0001
1106 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 0
1107 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1108 I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT)
1110 __le16 queue_number;
1114 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);
1116 struct i40e_aqc_add_remove_tag_completion {
1122 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);
1124 /* Remove S/E-tag command (direct 0x0256)
1125 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1127 struct i40e_aqc_remove_tag {
1129 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 0
1130 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1131 I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT)
1136 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_tag);
1138 /* Add multicast E-Tag (direct 0x0257)
1139 * del multicast E-Tag (direct 0x0258) only uses pv_seid and etag fields
1140 * and no external data
1142 struct i40e_aqc_add_remove_mcast_etag {
1145 u8 num_unicast_etags;
1147 __le32 addr_high; /* address of array of 2-byte s-tags */
1151 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);
1153 struct i40e_aqc_add_remove_mcast_etag_completion {
1155 __le16 mcast_etags_used;
1156 __le16 mcast_etags_free;
1162 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);
1164 /* Update S/E-Tag (direct 0x0259) */
1165 struct i40e_aqc_update_tag {
1167 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 0
1168 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1169 I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT)
1175 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);
1177 struct i40e_aqc_update_tag_completion {
1183 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);
1185 /* Add Control Packet filter (direct 0x025A)
1186 * Remove Control Packet filter (direct 0x025B)
1187 * uses the i40e_aqc_add_oveb_cloud,
1188 * and the generic direct completion structure
1190 struct i40e_aqc_add_remove_control_packet_filter {
1194 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 0x0001
1195 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 0x0002
1196 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 0x0004
1197 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 0x0008
1198 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 0x0000
1200 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 0
1201 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK (0x3FF << \
1202 I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT)
1207 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);
1209 struct i40e_aqc_add_remove_control_packet_filter_completion {
1210 __le16 mac_etype_used;
1212 __le16 mac_etype_free;
1217 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);
1219 /* Add Cloud filters (indirect 0x025C)
1220 * Remove Cloud filters (indirect 0x025D)
1221 * uses the i40e_aqc_add_remove_cloud_filters,
1222 * and the generic indirect completion structure
1224 struct i40e_aqc_add_remove_cloud_filters {
1228 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 0
1229 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK (0x3FF << \
1230 I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT)
1236 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);
1238 struct i40e_aqc_add_remove_cloud_filters_element_data {
1252 #define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 0
1253 #define I40E_AQC_ADD_CLOUD_FILTER_MASK (0x3F << \
1254 I40E_AQC_ADD_CLOUD_FILTER_SHIFT)
1255 /* 0x0000 reserved */
1256 #define I40E_AQC_ADD_CLOUD_FILTER_OIP 0x0001
1257 /* 0x0002 reserved */
1258 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 0x0003
1259 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 0x0004
1260 /* 0x0005 reserved */
1261 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 0x0006
1262 /* 0x0007 reserved */
1263 /* 0x0008 reserved */
1264 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC 0x0009
1265 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC 0x000A
1266 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 0x000B
1267 #define I40E_AQC_ADD_CLOUD_FILTER_IIP 0x000C
1269 #define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 0x0080
1270 #define I40E_AQC_ADD_CLOUD_VNK_SHIFT 6
1271 #define I40E_AQC_ADD_CLOUD_VNK_MASK 0x00C0
1272 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 0
1273 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 0x0100
1275 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 9
1276 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 0x1E00
1277 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_XVLAN 0
1278 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1
1279 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NGE 2
1280 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 3
1284 __le16 queue_number;
1285 #define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 0
1286 #define I40E_AQC_ADD_CLOUD_QUEUE_MASK (0x7FF << \
1287 I40E_AQC_ADD_CLOUD_QUEUE_SHIFT)
1289 /* response section */
1290 u8 allocation_result;
1291 #define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 0x0
1292 #define I40E_AQC_ADD_CLOUD_FILTER_FAIL 0xFF
1293 u8 response_reserved[7];
1296 struct i40e_aqc_remove_cloud_filters_completion {
1297 __le16 perfect_ovlan_used;
1298 __le16 perfect_ovlan_free;
1305 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);
1307 /* Add Mirror Rule (indirect or direct 0x0260)
1308 * Delete Mirror Rule (indirect or direct 0x0261)
1309 * note: some rule types (4,5) do not use an external buffer.
1310 * take care to set the flags correctly.
1312 struct i40e_aqc_add_delete_mirror_rule {
1315 #define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 0
1316 #define I40E_AQC_MIRROR_RULE_TYPE_MASK (0x7 << \
1317 I40E_AQC_MIRROR_RULE_TYPE_SHIFT)
1318 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1
1319 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 2
1320 #define I40E_AQC_MIRROR_RULE_TYPE_VLAN 3
1321 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 4
1322 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 5
1324 __le16 destination; /* VSI for add, rule id for delete */
1325 __le32 addr_high; /* address of array of 2-byte VSI or VLAN ids */
1329 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);
1331 struct i40e_aqc_add_delete_mirror_rule_completion {
1333 __le16 rule_id; /* only used on add */
1334 __le16 mirror_rules_used;
1335 __le16 mirror_rules_free;
1340 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);
1344 /* PFC Ignore (direct 0x0301)
1345 * the command and response use the same descriptor structure
1347 struct i40e_aqc_pfc_ignore {
1349 u8 command_flags; /* unused on response */
1350 #define I40E_AQC_PFC_IGNORE_SET 0x80
1351 #define I40E_AQC_PFC_IGNORE_CLEAR 0x0
1355 I40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);
1357 /* DCB Update (direct 0x0302) uses the i40e_aq_desc structure
1358 * with no parameters
1361 /* TX scheduler 0x04xx */
1363 /* Almost all the indirect commands use
1364 * this generic struct to pass the SEID in param0
1366 struct i40e_aqc_tx_sched_ind {
1373 I40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);
1375 /* Several commands respond with a set of queue set handles */
1376 struct i40e_aqc_qs_handles_resp {
1377 __le16 qs_handles[8];
1380 /* Configure VSI BW limits (direct 0x0400) */
1381 struct i40e_aqc_configure_vsi_bw_limit {
1386 u8 max_credit; /* 0-3, limit = 2^max */
1390 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);
1392 /* Configure VSI Bandwidth Limit per Traffic Type (indirect 0x0406)
1393 * responds with i40e_aqc_qs_handles_resp
1395 struct i40e_aqc_configure_vsi_ets_sla_bw_data {
1398 __le16 tc_bw_credits[8]; /* FW writesback QS handles here */
1400 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1401 __le16 tc_bw_max[2];
1405 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_vsi_ets_sla_bw_data);
1407 /* Configure VSI Bandwidth Allocation per Traffic Type (indirect 0x0407)
1408 * responds with i40e_aqc_qs_handles_resp
1410 struct i40e_aqc_configure_vsi_tc_bw_data {
1413 u8 tc_bw_credits[8];
1415 __le16 qs_handles[8];
1418 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_vsi_tc_bw_data);
1420 /* Query vsi bw configuration (indirect 0x0408) */
1421 struct i40e_aqc_query_vsi_bw_config_resp {
1423 u8 tc_suspended_bits;
1425 __le16 qs_handles[8];
1427 __le16 port_bw_limit;
1429 u8 max_bw; /* 0-3, limit = 2^max */
1433 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_vsi_bw_config_resp);
1435 /* Query VSI Bandwidth Allocation per Traffic Type (indirect 0x040A) */
1436 struct i40e_aqc_query_vsi_ets_sla_config_resp {
1439 u8 share_credits[8];
1442 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1443 __le16 tc_bw_max[2];
1446 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_vsi_ets_sla_config_resp);
1448 /* Configure Switching Component Bandwidth Limit (direct 0x0410) */
1449 struct i40e_aqc_configure_switching_comp_bw_limit {
1454 u8 max_bw; /* 0-3, limit = 2^max */
1458 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);
1460 /* Enable Physical Port ETS (indirect 0x0413)
1461 * Modify Physical Port ETS (indirect 0x0414)
1462 * Disable Physical Port ETS (indirect 0x0415)
1464 struct i40e_aqc_configure_switching_comp_ets_data {
1468 #define I40E_AQ_ETS_SEEPAGE_EN_MASK 0x1
1469 u8 tc_strict_priority_flags;
1471 u8 tc_bw_share_credits[8];
1475 I40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_configure_switching_comp_ets_data);
1477 /* Configure Switching Component Bandwidth Limits per Tc (indirect 0x0416) */
1478 struct i40e_aqc_configure_switching_comp_ets_bw_limit_data {
1481 __le16 tc_bw_credit[8];
1483 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1484 __le16 tc_bw_max[2];
1488 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_switching_comp_ets_bw_limit_data);
1490 /* Configure Switching Component Bandwidth Allocation per Tc
1493 struct i40e_aqc_configure_switching_comp_bw_config_data {
1496 u8 absolute_credits; /* bool */
1497 u8 tc_bw_share_credits[8];
1501 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_switching_comp_bw_config_data);
1503 /* Query Switching Component Configuration (indirect 0x0418) */
1504 struct i40e_aqc_query_switching_comp_ets_config_resp {
1507 __le16 port_bw_limit;
1509 u8 tc_bw_max; /* 0-3, limit = 2^max */
1513 I40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_switching_comp_ets_config_resp);
1515 /* Query PhysicalPort ETS Configuration (indirect 0x0419) */
1516 struct i40e_aqc_query_port_ets_config_resp {
1520 u8 tc_strict_priority_bits;
1522 u8 tc_bw_share_credits[8];
1523 __le16 tc_bw_limits[8];
1525 /* 4 bits per tc 0-7, 4th bit reserved, limit = 2^max */
1526 __le16 tc_bw_max[2];
1530 I40E_CHECK_STRUCT_LEN(0x44, i40e_aqc_query_port_ets_config_resp);
1532 /* Query Switching Component Bandwidth Allocation per Traffic Type
1535 struct i40e_aqc_query_switching_comp_bw_config_resp {
1538 u8 absolute_credits_enable; /* bool */
1539 u8 tc_bw_share_credits[8];
1540 __le16 tc_bw_limits[8];
1542 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1543 __le16 tc_bw_max[2];
1546 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_switching_comp_bw_config_resp);
1548 /* Suspend/resume port TX traffic
1549 * (direct 0x041B and 0x041C) uses the generic SEID struct
1552 /* Configure partition BW
1555 struct i40e_aqc_configure_partition_bw_data {
1556 __le16 pf_valid_bits;
1557 u8 min_bw[16]; /* guaranteed bandwidth */
1558 u8 max_bw[16]; /* bandwidth limit */
1561 I40E_CHECK_STRUCT_LEN(0x22, i40e_aqc_configure_partition_bw_data);
1563 /* Get and set the active HMC resource profile and status.
1564 * (direct 0x0500) and (direct 0x0501)
1566 struct i40e_aq_get_set_hmc_resource_profile {
1572 I40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);
1574 enum i40e_aq_hmc_profile {
1575 /* I40E_HMC_PROFILE_NO_CHANGE = 0, reserved */
1576 I40E_HMC_PROFILE_DEFAULT = 1,
1577 I40E_HMC_PROFILE_FAVOR_VF = 2,
1578 I40E_HMC_PROFILE_EQUAL = 3,
1581 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_PM_MASK 0xF
1582 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_COUNT_MASK 0x3F
1584 /* Get PHY Abilities (indirect 0x0600) uses the generic indirect struct */
1586 /* set in param0 for get phy abilities to report qualified modules */
1587 #define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 0x0001
1588 #define I40E_AQ_PHY_REPORT_INITIAL_VALUES 0x0002
1590 enum i40e_aq_phy_type {
1591 I40E_PHY_TYPE_SGMII = 0x0,
1592 I40E_PHY_TYPE_1000BASE_KX = 0x1,
1593 I40E_PHY_TYPE_10GBASE_KX4 = 0x2,
1594 I40E_PHY_TYPE_10GBASE_KR = 0x3,
1595 I40E_PHY_TYPE_40GBASE_KR4 = 0x4,
1596 I40E_PHY_TYPE_XAUI = 0x5,
1597 I40E_PHY_TYPE_XFI = 0x6,
1598 I40E_PHY_TYPE_SFI = 0x7,
1599 I40E_PHY_TYPE_XLAUI = 0x8,
1600 I40E_PHY_TYPE_XLPPI = 0x9,
1601 I40E_PHY_TYPE_40GBASE_CR4_CU = 0xA,
1602 I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
1603 I40E_PHY_TYPE_10GBASE_AOC = 0xC,
1604 I40E_PHY_TYPE_40GBASE_AOC = 0xD,
1605 I40E_PHY_TYPE_100BASE_TX = 0x11,
1606 I40E_PHY_TYPE_1000BASE_T = 0x12,
1607 I40E_PHY_TYPE_10GBASE_T = 0x13,
1608 I40E_PHY_TYPE_10GBASE_SR = 0x14,
1609 I40E_PHY_TYPE_10GBASE_LR = 0x15,
1610 I40E_PHY_TYPE_10GBASE_SFPP_CU = 0x16,
1611 I40E_PHY_TYPE_10GBASE_CR1 = 0x17,
1612 I40E_PHY_TYPE_40GBASE_CR4 = 0x18,
1613 I40E_PHY_TYPE_40GBASE_SR4 = 0x19,
1614 I40E_PHY_TYPE_40GBASE_LR4 = 0x1A,
1615 I40E_PHY_TYPE_1000BASE_SX = 0x1B,
1616 I40E_PHY_TYPE_1000BASE_LX = 0x1C,
1617 I40E_PHY_TYPE_1000BASE_T_OPTICAL = 0x1D,
1618 I40E_PHY_TYPE_20GBASE_KR2 = 0x1E,
1622 #define I40E_LINK_SPEED_100MB_SHIFT 0x1
1623 #define I40E_LINK_SPEED_1000MB_SHIFT 0x2
1624 #define I40E_LINK_SPEED_10GB_SHIFT 0x3
1625 #define I40E_LINK_SPEED_40GB_SHIFT 0x4
1626 #define I40E_LINK_SPEED_20GB_SHIFT 0x5
1628 enum i40e_aq_link_speed {
1629 I40E_LINK_SPEED_UNKNOWN = 0,
1630 I40E_LINK_SPEED_100MB = (1 << I40E_LINK_SPEED_100MB_SHIFT),
1631 I40E_LINK_SPEED_1GB = (1 << I40E_LINK_SPEED_1000MB_SHIFT),
1632 I40E_LINK_SPEED_10GB = (1 << I40E_LINK_SPEED_10GB_SHIFT),
1633 I40E_LINK_SPEED_40GB = (1 << I40E_LINK_SPEED_40GB_SHIFT),
1634 I40E_LINK_SPEED_20GB = (1 << I40E_LINK_SPEED_20GB_SHIFT)
1637 struct i40e_aqc_module_desc {
1645 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_module_desc);
1647 struct i40e_aq_get_phy_abilities_resp {
1648 __le32 phy_type; /* bitmap using the above enum for offsets */
1649 u8 link_speed; /* bitmap using the above enum bit patterns */
1651 #define I40E_AQ_PHY_FLAG_PAUSE_TX 0x01
1652 #define I40E_AQ_PHY_FLAG_PAUSE_RX 0x02
1653 #define I40E_AQ_PHY_FLAG_LOW_POWER 0x04
1654 #define I40E_AQ_PHY_LINK_ENABLED 0x08
1655 #define I40E_AQ_PHY_AN_ENABLED 0x10
1656 #define I40E_AQ_PHY_FLAG_MODULE_QUAL 0x20
1657 __le16 eee_capability;
1658 #define I40E_AQ_EEE_100BASE_TX 0x0002
1659 #define I40E_AQ_EEE_1000BASE_T 0x0004
1660 #define I40E_AQ_EEE_10GBASE_T 0x0008
1661 #define I40E_AQ_EEE_1000BASE_KX 0x0010
1662 #define I40E_AQ_EEE_10GBASE_KX4 0x0020
1663 #define I40E_AQ_EEE_10GBASE_KR 0x0040
1666 #define I40E_AQ_SET_PHY_D3_LPAN_ENA 0x01
1670 u8 qualified_module_count;
1671 #define I40E_AQ_PHY_MAX_QMS 16
1672 struct i40e_aqc_module_desc qualified_module[I40E_AQ_PHY_MAX_QMS];
1675 I40E_CHECK_STRUCT_LEN(0x218, i40e_aq_get_phy_abilities_resp);
1677 /* Set PHY Config (direct 0x0601) */
1678 struct i40e_aq_set_phy_config { /* same bits as above in all */
1682 /* bits 0-2 use the values from get_phy_abilities_resp */
1683 #define I40E_AQ_PHY_ENABLE_LINK 0x08
1684 #define I40E_AQ_PHY_ENABLE_AN 0x10
1685 #define I40E_AQ_PHY_ENABLE_ATOMIC_LINK 0x20
1686 __le16 eee_capability;
1692 I40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);
1694 /* Set MAC Config command data structure (direct 0x0603) */
1695 struct i40e_aq_set_mac_config {
1696 __le16 max_frame_size;
1698 #define I40E_AQ_SET_MAC_CONFIG_CRC_EN 0x04
1699 #define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 0x78
1700 #define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 3
1701 #define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 0x0
1702 #define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 0xF
1703 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 0x9
1704 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 0x8
1705 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 0x7
1706 #define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 0x6
1707 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 0x5
1708 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 0x4
1709 #define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 0x3
1710 #define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 0x2
1711 #define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 0x1
1712 u8 tx_timer_priority; /* bitmap */
1713 __le16 tx_timer_value;
1714 __le16 fc_refresh_threshold;
1718 I40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);
1720 /* Restart Auto-Negotiation (direct 0x605) */
1721 struct i40e_aqc_set_link_restart_an {
1723 #define I40E_AQ_PHY_RESTART_AN 0x02
1724 #define I40E_AQ_PHY_LINK_ENABLE 0x04
1728 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);
1730 /* Get Link Status cmd & response data structure (direct 0x0607) */
1731 struct i40e_aqc_get_link_status {
1732 __le16 command_flags; /* only field set on command */
1733 #define I40E_AQ_LSE_MASK 0x3
1734 #define I40E_AQ_LSE_NOP 0x0
1735 #define I40E_AQ_LSE_DISABLE 0x2
1736 #define I40E_AQ_LSE_ENABLE 0x3
1737 /* only response uses this flag */
1738 #define I40E_AQ_LSE_IS_ENABLED 0x1
1739 u8 phy_type; /* i40e_aq_phy_type */
1740 u8 link_speed; /* i40e_aq_link_speed */
1742 #define I40E_AQ_LINK_UP 0x01 /* obsolete */
1743 #define I40E_AQ_LINK_UP_FUNCTION 0x01
1744 #define I40E_AQ_LINK_FAULT 0x02
1745 #define I40E_AQ_LINK_FAULT_TX 0x04
1746 #define I40E_AQ_LINK_FAULT_RX 0x08
1747 #define I40E_AQ_LINK_FAULT_REMOTE 0x10
1748 #define I40E_AQ_LINK_UP_PORT 0x20
1749 #define I40E_AQ_MEDIA_AVAILABLE 0x40
1750 #define I40E_AQ_SIGNAL_DETECT 0x80
1752 #define I40E_AQ_AN_COMPLETED 0x01
1753 #define I40E_AQ_LP_AN_ABILITY 0x02
1754 #define I40E_AQ_PD_FAULT 0x04
1755 #define I40E_AQ_FEC_EN 0x08
1756 #define I40E_AQ_PHY_LOW_POWER 0x10
1757 #define I40E_AQ_LINK_PAUSE_TX 0x20
1758 #define I40E_AQ_LINK_PAUSE_RX 0x40
1759 #define I40E_AQ_QUALIFIED_MODULE 0x80
1761 #define I40E_AQ_LINK_PHY_TEMP_ALARM 0x01
1762 #define I40E_AQ_LINK_XCESSIVE_ERRORS 0x02
1763 #define I40E_AQ_LINK_TX_SHIFT 0x02
1764 #define I40E_AQ_LINK_TX_MASK (0x03 << I40E_AQ_LINK_TX_SHIFT)
1765 #define I40E_AQ_LINK_TX_ACTIVE 0x00
1766 #define I40E_AQ_LINK_TX_DRAINED 0x01
1767 #define I40E_AQ_LINK_TX_FLUSHED 0x03
1768 #define I40E_AQ_LINK_FORCED_40G 0x10
1769 u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
1770 __le16 max_frame_size;
1772 #define I40E_AQ_CONFIG_CRC_ENA 0x04
1773 #define I40E_AQ_CONFIG_PACING_MASK 0x78
1777 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
1779 /* Set event mask command (direct 0x613) */
1780 struct i40e_aqc_set_phy_int_mask {
1783 #define I40E_AQ_EVENT_LINK_UPDOWN 0x0002
1784 #define I40E_AQ_EVENT_MEDIA_NA 0x0004
1785 #define I40E_AQ_EVENT_LINK_FAULT 0x0008
1786 #define I40E_AQ_EVENT_PHY_TEMP_ALARM 0x0010
1787 #define I40E_AQ_EVENT_EXCESSIVE_ERRORS 0x0020
1788 #define I40E_AQ_EVENT_SIGNAL_DETECT 0x0040
1789 #define I40E_AQ_EVENT_AN_COMPLETED 0x0080
1790 #define I40E_AQ_EVENT_MODULE_QUAL_FAIL 0x0100
1791 #define I40E_AQ_EVENT_PORT_TX_SUSPENDED 0x0200
1795 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);
1797 /* Get Local AN advt register (direct 0x0614)
1798 * Set Local AN advt register (direct 0x0615)
1799 * Get Link Partner AN advt register (direct 0x0616)
1801 struct i40e_aqc_an_advt_reg {
1802 __le32 local_an_reg0;
1803 __le16 local_an_reg1;
1807 I40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);
1809 /* Set Loopback mode (0x0618) */
1810 struct i40e_aqc_set_lb_mode {
1812 #define I40E_AQ_LB_PHY_LOCAL 0x01
1813 #define I40E_AQ_LB_PHY_REMOTE 0x02
1814 #define I40E_AQ_LB_MAC_LOCAL 0x04
1818 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);
1820 /* Set PHY Debug command (0x0622) */
1821 struct i40e_aqc_set_phy_debug {
1823 #define I40E_AQ_PHY_DEBUG_RESET_INTERNAL 0x02
1824 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT 2
1825 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK (0x03 << \
1826 I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT)
1827 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE 0x00
1828 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD 0x01
1829 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT 0x02
1830 #define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW 0x10
1834 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);
1836 enum i40e_aq_phy_reg_type {
1837 I40E_AQC_PHY_REG_INTERNAL = 0x1,
1838 I40E_AQC_PHY_REG_EXERNAL_BASET = 0x2,
1839 I40E_AQC_PHY_REG_EXERNAL_MODULE = 0x3
1842 /* NVM Read command (indirect 0x0701)
1843 * NVM Erase commands (direct 0x0702)
1844 * NVM Update commands (indirect 0x0703)
1846 struct i40e_aqc_nvm_update {
1848 #define I40E_AQ_NVM_LAST_CMD 0x01
1849 #define I40E_AQ_NVM_FLASH_ONLY 0x80
1857 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);
1859 /* NVM Config Read (indirect 0x0704) */
1860 struct i40e_aqc_nvm_config_read {
1862 #define I40E_AQ_ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK 1
1863 #define I40E_AQ_ANVM_READ_SINGLE_FEATURE 0
1864 #define I40E_AQ_ANVM_READ_MULTIPLE_FEATURES 1
1865 __le16 element_count;
1866 __le16 element_id; /* Feature/field ID */
1867 __le16 element_id_msw; /* MSWord of field ID */
1868 __le32 address_high;
1872 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);
1874 /* NVM Config Write (indirect 0x0705) */
1875 struct i40e_aqc_nvm_config_write {
1877 __le16 element_count;
1879 __le32 address_high;
1883 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);
1885 /* Used for 0x0704 as well as for 0x0705 commands */
1886 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT 1
1887 #define I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_MASK (1 << I40E_AQ_ANVM_FEATURE_OR_IMMEDIATE_SHIFT)
1888 #define I40E_AQ_ANVM_FEATURE 0
1889 #define I40E_AQ_ANVM_IMMEDIATE_FIELD (1 << FEATURE_OR_IMMEDIATE_SHIFT)
1890 struct i40e_aqc_nvm_config_data_feature {
1892 #define I40E_AQ_ANVM_FEATURE_OPTION_OEM_ONLY 0x01
1893 #define I40E_AQ_ANVM_FEATURE_OPTION_DWORD_MAP 0x08
1894 #define I40E_AQ_ANVM_FEATURE_OPTION_POR_CSR 0x10
1895 __le16 feature_options;
1896 __le16 feature_selection;
1899 I40E_CHECK_STRUCT_LEN(0x6, i40e_aqc_nvm_config_data_feature);
1901 struct i40e_aqc_nvm_config_data_immediate_field {
1904 __le16 field_options;
1908 I40E_CHECK_STRUCT_LEN(0xc, i40e_aqc_nvm_config_data_immediate_field);
1910 /* OEM Post Update (indirect 0x0720)
1911 * no command data struct used
1913 struct i40e_aqc_nvm_oem_post_update {
1914 #define I40E_AQ_NVM_OEM_POST_UPDATE_EXTERNAL_DATA 0x01
1919 I40E_CHECK_STRUCT_LEN(0x8, i40e_aqc_nvm_oem_post_update);
1921 struct i40e_aqc_nvm_oem_post_update_buffer {
1928 I40E_CHECK_STRUCT_LEN(0x28, i40e_aqc_nvm_oem_post_update_buffer);
1930 /* Send to PF command (indirect 0x0801) id is only used by PF
1931 * Send to VF command (indirect 0x0802) id is only used by PF
1932 * Send to Peer PF command (indirect 0x0803)
1934 struct i40e_aqc_pf_vf_message {
1941 I40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);
1943 /* Alternate structure */
1945 /* Direct write (direct 0x0900)
1946 * Direct read (direct 0x0902)
1948 struct i40e_aqc_alternate_write {
1955 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);
1957 /* Indirect write (indirect 0x0901)
1958 * Indirect read (indirect 0x0903)
1961 struct i40e_aqc_alternate_ind_write {
1968 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);
1970 /* Done alternate write (direct 0x0904)
1973 struct i40e_aqc_alternate_write_done {
1975 #define I40E_AQ_ALTERNATE_MODE_BIOS_MASK 1
1976 #define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY 0
1977 #define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI 1
1978 #define I40E_AQ_ALTERNATE_RESET_NEEDED 2
1982 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);
1984 /* Set OEM mode (direct 0x0905) */
1985 struct i40e_aqc_alternate_set_mode {
1987 #define I40E_AQ_ALTERNATE_MODE_NONE 0
1988 #define I40E_AQ_ALTERNATE_MODE_OEM 1
1992 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);
1994 /* Clear port Alternate RAM (direct 0x0906) uses i40e_aq_desc */
1996 /* async events 0x10xx */
1998 /* Lan Queue Overflow Event (direct, 0x1001) */
1999 struct i40e_aqc_lan_overflow {
2000 __le32 prtdcb_rupto;
2005 I40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);
2007 /* Get LLDP MIB (indirect 0x0A00) */
2008 struct i40e_aqc_lldp_get_mib {
2011 #define I40E_AQ_LLDP_MIB_TYPE_MASK 0x3
2012 #define I40E_AQ_LLDP_MIB_LOCAL 0x0
2013 #define I40E_AQ_LLDP_MIB_REMOTE 0x1
2014 #define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 0x2
2015 #define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 0xC
2016 #define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 0x2
2017 #define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 0x0
2018 #define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 0x1
2019 #define I40E_AQ_LLDP_TX_SHIFT 0x4
2020 #define I40E_AQ_LLDP_TX_MASK (0x03 << I40E_AQ_LLDP_TX_SHIFT)
2021 /* TX pause flags use I40E_AQ_LINK_TX_* above */
2029 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);
2031 /* Configure LLDP MIB Change Event (direct 0x0A01)
2032 * also used for the event (with type in the command field)
2034 struct i40e_aqc_lldp_update_mib {
2036 #define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 0x0
2037 #define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 0x1
2043 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);
2045 /* Add LLDP TLV (indirect 0x0A02)
2046 * Delete LLDP TLV (indirect 0x0A04)
2048 struct i40e_aqc_lldp_add_tlv {
2049 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2057 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);
2059 /* Update LLDP TLV (indirect 0x0A03) */
2060 struct i40e_aqc_lldp_update_tlv {
2061 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
2070 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);
2072 /* Stop LLDP (direct 0x0A05) */
2073 struct i40e_aqc_lldp_stop {
2075 #define I40E_AQ_LLDP_AGENT_STOP 0x0
2076 #define I40E_AQ_LLDP_AGENT_SHUTDOWN 0x1
2080 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);
2082 /* Start LLDP (direct 0x0A06) */
2084 struct i40e_aqc_lldp_start {
2086 #define I40E_AQ_LLDP_AGENT_START 0x1
2090 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);
2092 /* Get CEE DCBX Oper Config (0x0A07)
2093 * uses the generic descriptor struct
2094 * returns below as indirect response
2097 #define I40E_AQC_CEE_APP_FCOE_SHIFT 0x0
2098 #define I40E_AQC_CEE_APP_FCOE_MASK (0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)
2099 #define I40E_AQC_CEE_APP_ISCSI_SHIFT 0x3
2100 #define I40E_AQC_CEE_APP_ISCSI_MASK (0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)
2101 #define I40E_AQC_CEE_APP_FIP_SHIFT 0x8
2102 #define I40E_AQC_CEE_APP_FIP_MASK (0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)
2104 #define I40E_AQC_CEE_PG_STATUS_SHIFT 0x0
2105 #define I40E_AQC_CEE_PG_STATUS_MASK (0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)
2106 #define I40E_AQC_CEE_PFC_STATUS_SHIFT 0x3
2107 #define I40E_AQC_CEE_PFC_STATUS_MASK (0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)
2108 #define I40E_AQC_CEE_APP_STATUS_SHIFT 0x8
2109 #define I40E_AQC_CEE_APP_STATUS_MASK (0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)
2110 #define I40E_AQC_CEE_FCOE_STATUS_SHIFT 0x8
2111 #define I40E_AQC_CEE_FCOE_STATUS_MASK (0x7 << I40E_AQC_CEE_FCOE_STATUS_SHIFT)
2112 #define I40E_AQC_CEE_ISCSI_STATUS_SHIFT 0xB
2113 #define I40E_AQC_CEE_ISCSI_STATUS_MASK (0x7 << I40E_AQC_CEE_ISCSI_STATUS_SHIFT)
2114 #define I40E_AQC_CEE_FIP_STATUS_SHIFT 0x10
2115 #define I40E_AQC_CEE_FIP_STATUS_MASK (0x7 << I40E_AQC_CEE_FIP_STATUS_SHIFT)
2117 /* struct i40e_aqc_get_cee_dcb_cfg_v1_resp was originally defined with
2118 * word boundary layout issues, which the Linux compilers silently deal
2119 * with by adding padding, making the actual struct larger than designed.
2120 * However, the FW compiler for the NIC is less lenient and complains
2121 * about the struct. Hence, the struct defined here has an extra byte in
2122 * fields reserved3 and reserved4 to directly acknowledge that padding,
2123 * and the new length is used in the length check macro.
2125 struct i40e_aqc_get_cee_dcb_cfg_v1_resp {
2133 __le16 oper_app_prio;
2138 I40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);
2140 struct i40e_aqc_get_cee_dcb_cfg_resp {
2145 __le16 oper_app_prio;
2150 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);
2152 /* Set Local LLDP MIB (indirect 0x0A08)
2153 * Used to replace the local MIB of a given LLDP agent. e.g. DCBx
2155 struct i40e_aqc_lldp_set_local_mib {
2156 #define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT 0
2157 #define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK (1 << \
2158 SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)
2159 #define SET_LOCAL_MIB_AC_TYPE_LOCAL_MIB 0x0
2160 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT (1)
2161 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_MASK (1 << \
2162 SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT)
2163 #define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS 0x1
2168 __le32 address_high;
2172 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);
2174 /* Stop/Start LLDP Agent (direct 0x0A09)
2175 * Used for stopping/starting specific LLDP agent. e.g. DCBx
2177 struct i40e_aqc_lldp_stop_start_specific_agent {
2178 #define I40E_AQC_START_SPECIFIC_AGENT_SHIFT 0
2179 #define I40E_AQC_START_SPECIFIC_AGENT_MASK (1 << I40E_AQC_START_SPECIFIC_AGENT_SHIFT)
2184 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);
2186 /* Add Udp Tunnel command and completion (direct 0x0B00) */
2187 struct i40e_aqc_add_udp_tunnel {
2191 #define I40E_AQC_TUNNEL_TYPE_VXLAN 0x00
2192 #define I40E_AQC_TUNNEL_TYPE_NGE 0x01
2193 #define I40E_AQC_TUNNEL_TYPE_TEREDO 0x10
2197 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);
2199 struct i40e_aqc_add_udp_tunnel_completion {
2201 u8 filter_entry_index;
2203 #define I40E_AQC_SINGLE_PF 0x0
2204 #define I40E_AQC_MULTIPLE_PFS 0x1
2209 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);
2211 /* remove UDP Tunnel command (0x0B01) */
2212 struct i40e_aqc_remove_udp_tunnel {
2214 u8 index; /* 0 to 15 */
2218 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);
2220 struct i40e_aqc_del_udp_tunnel_completion {
2222 u8 index; /* 0 to 15 */
2224 u8 total_filters_used;
2228 I40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);
2231 struct i40e_aqc_get_set_rss_key {
2232 #define I40E_AQC_SET_RSS_KEY_VSI_VALID (0x1 << 15)
2233 #define I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT 0
2234 #define I40E_AQC_SET_RSS_KEY_VSI_ID_MASK (0x3FF << \
2235 I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT)
2242 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_key);
2244 struct i40e_aqc_get_set_rss_key_data {
2245 u8 standard_rss_key[0x28];
2246 u8 extended_hash_key[0xc];
2249 I40E_CHECK_STRUCT_LEN(0x34, i40e_aqc_get_set_rss_key_data);
2251 struct i40e_aqc_get_set_rss_lut {
2252 #define I40E_AQC_SET_RSS_LUT_VSI_VALID (0x1 << 15)
2253 #define I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT 0
2254 #define I40E_AQC_SET_RSS_LUT_VSI_ID_MASK (0x3FF << \
2255 I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT)
2257 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT 0
2258 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK (0x1 << \
2259 I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT)
2261 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI 0
2262 #define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF 1
2269 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_lut);
2272 /* tunnel key structure 0x0B10 */
2274 struct i40e_aqc_tunnel_key_structure {
2277 u8 key1_len; /* 0 to 15 */
2278 u8 key2_len; /* 0 to 15 */
2280 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 0x01
2281 /* response flags */
2282 #define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 0x01
2283 #define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 0x02
2284 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 0x03
2285 u8 network_key_index;
2286 #define I40E_AQC_NETWORK_KEY_INDEX_VXLAN 0x0
2287 #define I40E_AQC_NETWORK_KEY_INDEX_NGE 0x1
2288 #define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP 0x2
2289 #define I40E_AQC_NETWORK_KEY_INDEX_GRE 0x3
2293 I40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);
2295 /* OEM mode commands (direct 0xFE0x) */
2296 struct i40e_aqc_oem_param_change {
2298 #define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 0
2299 #define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 1
2300 #define I40E_AQ_OEM_PARAM_MAC 2
2301 __le32 param_value1;
2302 __le16 param_value2;
2306 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);
2308 struct i40e_aqc_oem_state_change {
2310 #define I40E_AQ_OEM_STATE_LINK_DOWN 0x0
2311 #define I40E_AQ_OEM_STATE_LINK_UP 0x1
2315 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);
2317 /* Initialize OCSD (0xFE02, direct) */
2318 struct i40e_aqc_opc_oem_ocsd_initialize {
2321 __le32 ocsd_memory_block_addr_high;
2322 __le32 ocsd_memory_block_addr_low;
2323 __le32 requested_update_interval;
2326 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocsd_initialize);
2328 /* Initialize OCBB (0xFE03, direct) */
2329 struct i40e_aqc_opc_oem_ocbb_initialize {
2332 __le32 ocbb_memory_block_addr_high;
2333 __le32 ocbb_memory_block_addr_low;
2337 I40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocbb_initialize);
2339 /* debug commands */
2341 /* get device id (0xFF00) uses the generic structure */
2343 /* set test more (0xFF01, internal) */
2345 struct i40e_acq_set_test_mode {
2347 #define I40E_AQ_TEST_PARTIAL 0
2348 #define I40E_AQ_TEST_FULL 1
2349 #define I40E_AQ_TEST_NVM 2
2352 #define I40E_AQ_TEST_OPEN 0
2353 #define I40E_AQ_TEST_CLOSE 1
2354 #define I40E_AQ_TEST_INC 2
2356 __le32 address_high;
2360 I40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);
2362 /* Debug Read Register command (0xFF03)
2363 * Debug Write Register command (0xFF04)
2365 struct i40e_aqc_debug_reg_read_write {
2372 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);
2374 /* Scatter/gather Reg Read (indirect 0xFF05)
2375 * Scatter/gather Reg Write (indirect 0xFF06)
2378 /* i40e_aq_desc is used for the command */
2379 struct i40e_aqc_debug_reg_sg_element_data {
2384 /* Debug Modify register (direct 0xFF07) */
2385 struct i40e_aqc_debug_modify_reg {
2392 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);
2394 /* dump internal data (0xFF08, indirect) */
2396 #define I40E_AQ_CLUSTER_ID_AUX 0
2397 #define I40E_AQ_CLUSTER_ID_SWITCH_FLU 1
2398 #define I40E_AQ_CLUSTER_ID_TXSCHED 2
2399 #define I40E_AQ_CLUSTER_ID_HMC 3
2400 #define I40E_AQ_CLUSTER_ID_MAC0 4
2401 #define I40E_AQ_CLUSTER_ID_MAC1 5
2402 #define I40E_AQ_CLUSTER_ID_MAC2 6
2403 #define I40E_AQ_CLUSTER_ID_MAC3 7
2404 #define I40E_AQ_CLUSTER_ID_DCB 8
2405 #define I40E_AQ_CLUSTER_ID_EMP_MEM 9
2406 #define I40E_AQ_CLUSTER_ID_PKT_BUF 10
2407 #define I40E_AQ_CLUSTER_ID_ALTRAM 11
2409 struct i40e_aqc_debug_dump_internals {
2414 __le32 address_high;
2418 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);
2420 struct i40e_aqc_debug_modify_internals {
2422 u8 cluster_specific_params[7];
2423 __le32 address_high;
2427 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);
2430 struct i40e_aqc_set_proxy_config {
2433 __le32 address_high;
2437 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_proxy_config);
2439 struct i40e_aqc_set_proxy_config_resp {
2441 __le32 address_high;
2445 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_proxy_config_resp);
2447 struct i40e_aqc_set_ns_proxy_table_entry {
2450 __le32 address_high;
2454 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_ns_proxy_table_entry);
2456 struct i40e_aqc_set_ns_proxy_table_entry_resp {
2459 __le32 address_high;
2463 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_ns_proxy_table_entry_resp);
2465 struct i40e_aqc_set_wol_filter {
2466 __le16 filter_index;
2467 #define I40E_AQC_MAX_NUM_WOL_FILTERS 8
2469 #define I40E_AQC_SET_WOL_FILTER 0x8000
2470 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_WOL 0x4000
2472 #define I40E_AQC_SET_WOL_FILTER_ACTION_VALID 0x8000
2473 #define I40E_AQC_SET_WOL_FILTER_NO_TCO_ACTION_VALID 0x4000
2475 __le32 address_high;
2479 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_wol_filter);
2481 struct i40e_aqc_set_wol_filter_resp {
2483 __le32 address_high;
2487 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_wol_filter_resp);
2489 struct i40e_aqc_get_wol_wake_reason {
2493 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_wol_wake_reason);
2495 struct i40e_aqc_get_wake_reason_completion {
2501 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_wake_reason_completion);
2503 struct i40e_aqc_set_wol_filter_data {
2509 #endif /* _I40E_ADMINQ_CMD_H_ */