1 /*******************************************************************************
3 Copyright (c) 2001-2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #include "ixgbe_type.h"
35 #include "ixgbe_82598.h"
36 #include "ixgbe_api.h"
37 #include "ixgbe_common.h"
38 #include "ixgbe_phy.h"
40 #define IXGBE_82598_MAX_TX_QUEUES 32
41 #define IXGBE_82598_MAX_RX_QUEUES 64
42 #define IXGBE_82598_RAR_ENTRIES 16
43 #define IXGBE_82598_MC_TBL_SIZE 128
44 #define IXGBE_82598_VFT_TBL_SIZE 128
45 #define IXGBE_82598_RX_PB_SIZE 512
47 STATIC s32 ixgbe_get_link_capabilities_82598(struct ixgbe_hw *hw,
48 ixgbe_link_speed *speed,
50 STATIC enum ixgbe_media_type ixgbe_get_media_type_82598(struct ixgbe_hw *hw);
51 STATIC s32 ixgbe_start_mac_link_82598(struct ixgbe_hw *hw,
52 bool autoneg_wait_to_complete);
53 STATIC s32 ixgbe_check_mac_link_82598(struct ixgbe_hw *hw,
54 ixgbe_link_speed *speed, bool *link_up,
55 bool link_up_wait_to_complete);
56 STATIC s32 ixgbe_setup_mac_link_82598(struct ixgbe_hw *hw,
57 ixgbe_link_speed speed,
58 bool autoneg_wait_to_complete);
59 STATIC s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw,
60 ixgbe_link_speed speed,
61 bool autoneg_wait_to_complete);
62 STATIC s32 ixgbe_reset_hw_82598(struct ixgbe_hw *hw);
63 STATIC s32 ixgbe_clear_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq);
64 STATIC s32 ixgbe_clear_vfta_82598(struct ixgbe_hw *hw);
65 STATIC void ixgbe_set_rxpba_82598(struct ixgbe_hw *hw, int num_pb,
66 u32 headroom, int strategy);
67 STATIC s32 ixgbe_read_i2c_sff8472_82598(struct ixgbe_hw *hw, u8 byte_offset,
70 * ixgbe_set_pcie_completion_timeout - set pci-e completion timeout
71 * @hw: pointer to the HW structure
73 * The defaults for 82598 should be in the range of 50us to 50ms,
74 * however the hardware default for these parts is 500us to 1ms which is less
75 * than the 10ms recommended by the pci-e spec. To address this we need to
76 * increase the value to either 10ms to 250ms for capability version 1 config,
77 * or 16ms to 55ms for version 2.
79 void ixgbe_set_pcie_completion_timeout(struct ixgbe_hw *hw)
81 u32 gcr = IXGBE_READ_REG(hw, IXGBE_GCR);
84 /* only take action if timeout value is defaulted to 0 */
85 if (gcr & IXGBE_GCR_CMPL_TMOUT_MASK)
89 * if capababilities version is type 1 we can write the
90 * timeout of 10ms to 250ms through the GCR register
92 if (!(gcr & IXGBE_GCR_CAP_VER2)) {
93 gcr |= IXGBE_GCR_CMPL_TMOUT_10ms;
98 * for version 2 capabilities we need to write the config space
99 * directly in order to set the completion timeout value for
102 pcie_devctl2 = IXGBE_READ_PCIE_WORD(hw, IXGBE_PCI_DEVICE_CONTROL2);
103 pcie_devctl2 |= IXGBE_PCI_DEVICE_CONTROL2_16ms;
104 IXGBE_WRITE_PCIE_WORD(hw, IXGBE_PCI_DEVICE_CONTROL2, pcie_devctl2);
106 /* disable completion timeout resend */
107 gcr &= ~IXGBE_GCR_CMPL_TMOUT_RESEND;
108 IXGBE_WRITE_REG(hw, IXGBE_GCR, gcr);
112 * ixgbe_init_ops_82598 - Inits func ptrs and MAC type
113 * @hw: pointer to hardware structure
115 * Initialize the function pointers and assign the MAC type for 82598.
116 * Does not touch the hardware.
118 s32 ixgbe_init_ops_82598(struct ixgbe_hw *hw)
120 struct ixgbe_mac_info *mac = &hw->mac;
121 struct ixgbe_phy_info *phy = &hw->phy;
124 DEBUGFUNC("ixgbe_init_ops_82598");
126 ret_val = ixgbe_init_phy_ops_generic(hw);
127 ret_val = ixgbe_init_ops_generic(hw);
130 phy->ops.init = ixgbe_init_phy_ops_82598;
133 mac->ops.start_hw = ixgbe_start_hw_82598;
134 mac->ops.enable_relaxed_ordering = ixgbe_enable_relaxed_ordering_82598;
135 mac->ops.reset_hw = ixgbe_reset_hw_82598;
136 mac->ops.get_media_type = ixgbe_get_media_type_82598;
137 mac->ops.get_supported_physical_layer =
138 ixgbe_get_supported_physical_layer_82598;
139 mac->ops.read_analog_reg8 = ixgbe_read_analog_reg8_82598;
140 mac->ops.write_analog_reg8 = ixgbe_write_analog_reg8_82598;
141 mac->ops.set_lan_id = ixgbe_set_lan_id_multi_port_pcie_82598;
142 mac->ops.enable_rx_dma = ixgbe_enable_rx_dma_82598;
144 /* RAR, Multicast, VLAN */
145 mac->ops.set_vmdq = ixgbe_set_vmdq_82598;
146 mac->ops.clear_vmdq = ixgbe_clear_vmdq_82598;
147 mac->ops.set_vfta = ixgbe_set_vfta_82598;
148 mac->ops.set_vlvf = NULL;
149 mac->ops.clear_vfta = ixgbe_clear_vfta_82598;
152 mac->ops.fc_enable = ixgbe_fc_enable_82598;
154 mac->mcft_size = IXGBE_82598_MC_TBL_SIZE;
155 mac->vft_size = IXGBE_82598_VFT_TBL_SIZE;
156 mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES;
157 mac->rx_pb_size = IXGBE_82598_RX_PB_SIZE;
158 mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES;
159 mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES;
160 mac->max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
163 phy->ops.read_i2c_eeprom = ixgbe_read_i2c_eeprom_82598;
164 phy->ops.read_i2c_sff8472 = ixgbe_read_i2c_sff8472_82598;
167 mac->ops.check_link = ixgbe_check_mac_link_82598;
168 mac->ops.setup_link = ixgbe_setup_mac_link_82598;
169 mac->ops.flap_tx_laser = NULL;
170 mac->ops.get_link_capabilities = ixgbe_get_link_capabilities_82598;
171 mac->ops.setup_rxpba = ixgbe_set_rxpba_82598;
173 /* Manageability interface */
174 mac->ops.set_fw_drv_ver = NULL;
176 mac->ops.get_rtrup2tc = NULL;
182 * ixgbe_init_phy_ops_82598 - PHY/SFP specific init
183 * @hw: pointer to hardware structure
185 * Initialize any function pointers that were not able to be
186 * set during init_shared_code because the PHY/SFP type was
187 * not known. Perform the SFP init if necessary.
190 s32 ixgbe_init_phy_ops_82598(struct ixgbe_hw *hw)
192 struct ixgbe_mac_info *mac = &hw->mac;
193 struct ixgbe_phy_info *phy = &hw->phy;
194 s32 ret_val = IXGBE_SUCCESS;
195 u16 list_offset, data_offset;
197 DEBUGFUNC("ixgbe_init_phy_ops_82598");
199 /* Identify the PHY */
200 phy->ops.identify(hw);
202 /* Overwrite the link function pointers if copper PHY */
203 if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper) {
204 mac->ops.setup_link = ixgbe_setup_copper_link_82598;
205 mac->ops.get_link_capabilities =
206 ixgbe_get_copper_link_capabilities_generic;
209 switch (hw->phy.type) {
211 phy->ops.setup_link = ixgbe_setup_phy_link_tnx;
212 phy->ops.check_link = ixgbe_check_phy_link_tnx;
213 phy->ops.get_firmware_version =
214 ixgbe_get_phy_firmware_version_tnx;
217 phy->ops.reset = ixgbe_reset_phy_nl;
219 /* Call SFP+ identify routine to get the SFP+ module type */
220 ret_val = phy->ops.identify_sfp(hw);
221 if (ret_val != IXGBE_SUCCESS)
223 else if (hw->phy.sfp_type == ixgbe_sfp_type_unknown) {
224 ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED;
228 /* Check to see if SFP+ module is supported */
229 ret_val = ixgbe_get_sfp_init_sequence_offsets(hw,
232 if (ret_val != IXGBE_SUCCESS) {
233 ret_val = IXGBE_ERR_SFP_NOT_SUPPORTED;
246 * ixgbe_start_hw_82598 - Prepare hardware for Tx/Rx
247 * @hw: pointer to hardware structure
249 * Starts the hardware using the generic start_hw function.
250 * Disables relaxed ordering Then set pcie completion timeout
253 s32 ixgbe_start_hw_82598(struct ixgbe_hw *hw)
257 s32 ret_val = IXGBE_SUCCESS;
259 DEBUGFUNC("ixgbe_start_hw_82598");
261 ret_val = ixgbe_start_hw_generic(hw);
265 /* Disable relaxed ordering */
266 for (i = 0; ((i < hw->mac.max_tx_queues) &&
267 (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) {
268 regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(i));
269 regval &= ~IXGBE_DCA_TXCTRL_DESC_WRO_EN;
270 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(i), regval);
273 for (i = 0; ((i < hw->mac.max_rx_queues) &&
274 (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) {
275 regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
276 regval &= ~(IXGBE_DCA_RXCTRL_DATA_WRO_EN |
277 IXGBE_DCA_RXCTRL_HEAD_WRO_EN);
278 IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval);
281 /* set the completion timeout for interface */
282 ixgbe_set_pcie_completion_timeout(hw);
288 * ixgbe_get_link_capabilities_82598 - Determines link capabilities
289 * @hw: pointer to hardware structure
290 * @speed: pointer to link speed
291 * @autoneg: boolean auto-negotiation value
293 * Determines the link capabilities by reading the AUTOC register.
295 STATIC s32 ixgbe_get_link_capabilities_82598(struct ixgbe_hw *hw,
296 ixgbe_link_speed *speed,
299 s32 status = IXGBE_SUCCESS;
302 DEBUGFUNC("ixgbe_get_link_capabilities_82598");
305 * Determine link capabilities based on the stored value of AUTOC,
306 * which represents EEPROM defaults. If AUTOC value has not been
307 * stored, use the current register value.
309 if (hw->mac.orig_link_settings_stored)
310 autoc = hw->mac.orig_autoc;
312 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
314 switch (autoc & IXGBE_AUTOC_LMS_MASK) {
315 case IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
316 *speed = IXGBE_LINK_SPEED_1GB_FULL;
320 case IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
321 *speed = IXGBE_LINK_SPEED_10GB_FULL;
325 case IXGBE_AUTOC_LMS_1G_AN:
326 *speed = IXGBE_LINK_SPEED_1GB_FULL;
330 case IXGBE_AUTOC_LMS_KX4_AN:
331 case IXGBE_AUTOC_LMS_KX4_AN_1G_AN:
332 *speed = IXGBE_LINK_SPEED_UNKNOWN;
333 if (autoc & IXGBE_AUTOC_KX4_SUPP)
334 *speed |= IXGBE_LINK_SPEED_10GB_FULL;
335 if (autoc & IXGBE_AUTOC_KX_SUPP)
336 *speed |= IXGBE_LINK_SPEED_1GB_FULL;
341 status = IXGBE_ERR_LINK_SETUP;
349 * ixgbe_get_media_type_82598 - Determines media type
350 * @hw: pointer to hardware structure
352 * Returns the media type (fiber, copper, backplane)
354 STATIC enum ixgbe_media_type ixgbe_get_media_type_82598(struct ixgbe_hw *hw)
356 enum ixgbe_media_type media_type;
358 DEBUGFUNC("ixgbe_get_media_type_82598");
360 /* Detect if there is a copper PHY attached. */
361 switch (hw->phy.type) {
362 case ixgbe_phy_cu_unknown:
364 media_type = ixgbe_media_type_copper;
370 /* Media type for I82598 is based on device ID */
371 switch (hw->device_id) {
372 case IXGBE_DEV_ID_82598:
373 case IXGBE_DEV_ID_82598_BX:
374 /* Default device ID is mezzanine card KX/KX4 */
375 media_type = ixgbe_media_type_backplane;
377 case IXGBE_DEV_ID_82598AF_DUAL_PORT:
378 case IXGBE_DEV_ID_82598AF_SINGLE_PORT:
379 case IXGBE_DEV_ID_82598_DA_DUAL_PORT:
380 case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM:
381 case IXGBE_DEV_ID_82598EB_XF_LR:
382 case IXGBE_DEV_ID_82598EB_SFP_LOM:
383 media_type = ixgbe_media_type_fiber;
385 case IXGBE_DEV_ID_82598EB_CX4:
386 case IXGBE_DEV_ID_82598_CX4_DUAL_PORT:
387 media_type = ixgbe_media_type_cx4;
389 case IXGBE_DEV_ID_82598AT:
390 case IXGBE_DEV_ID_82598AT2:
391 media_type = ixgbe_media_type_copper;
394 media_type = ixgbe_media_type_unknown;
402 * ixgbe_fc_enable_82598 - Enable flow control
403 * @hw: pointer to hardware structure
405 * Enable flow control according to the current settings.
407 s32 ixgbe_fc_enable_82598(struct ixgbe_hw *hw)
409 s32 ret_val = IXGBE_SUCCESS;
418 DEBUGFUNC("ixgbe_fc_enable_82598");
420 /* Validate the water mark configuration */
421 if (!hw->fc.pause_time) {
422 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
426 /* Low water mark of zero causes XOFF floods */
427 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
428 if ((hw->fc.current_mode & ixgbe_fc_tx_pause) &&
429 hw->fc.high_water[i]) {
430 if (!hw->fc.low_water[i] ||
431 hw->fc.low_water[i] >= hw->fc.high_water[i]) {
432 DEBUGOUT("Invalid water mark configuration\n");
433 ret_val = IXGBE_ERR_INVALID_LINK_SETTINGS;
440 * On 82598 having Rx FC on causes resets while doing 1G
441 * so if it's on turn it off once we know link_speed. For
442 * more details see 82598 Specification update.
444 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
445 if (link_up && link_speed == IXGBE_LINK_SPEED_1GB_FULL) {
446 switch (hw->fc.requested_mode) {
448 hw->fc.requested_mode = ixgbe_fc_tx_pause;
450 case ixgbe_fc_rx_pause:
451 hw->fc.requested_mode = ixgbe_fc_none;
459 /* Negotiate the fc mode to use */
460 ixgbe_fc_autoneg(hw);
462 /* Disable any previous flow control settings */
463 fctrl_reg = IXGBE_READ_REG(hw, IXGBE_FCTRL);
464 fctrl_reg &= ~(IXGBE_FCTRL_RFCE | IXGBE_FCTRL_RPFCE);
466 rmcs_reg = IXGBE_READ_REG(hw, IXGBE_RMCS);
467 rmcs_reg &= ~(IXGBE_RMCS_TFCE_PRIORITY | IXGBE_RMCS_TFCE_802_3X);
470 * The possible values of fc.current_mode are:
471 * 0: Flow control is completely disabled
472 * 1: Rx flow control is enabled (we can receive pause frames,
473 * but not send pause frames).
474 * 2: Tx flow control is enabled (we can send pause frames but
475 * we do not support receiving pause frames).
476 * 3: Both Rx and Tx flow control (symmetric) are enabled.
479 switch (hw->fc.current_mode) {
482 * Flow control is disabled by software override or autoneg.
483 * The code below will actually disable it in the HW.
486 case ixgbe_fc_rx_pause:
488 * Rx Flow control is enabled and Tx Flow control is
489 * disabled by software override. Since there really
490 * isn't a way to advertise that we are capable of RX
491 * Pause ONLY, we will advertise that we support both
492 * symmetric and asymmetric Rx PAUSE. Later, we will
493 * disable the adapter's ability to send PAUSE frames.
495 fctrl_reg |= IXGBE_FCTRL_RFCE;
497 case ixgbe_fc_tx_pause:
499 * Tx Flow control is enabled, and Rx Flow control is
500 * disabled by software override.
502 rmcs_reg |= IXGBE_RMCS_TFCE_802_3X;
505 /* Flow control (both Rx and Tx) is enabled by SW override. */
506 fctrl_reg |= IXGBE_FCTRL_RFCE;
507 rmcs_reg |= IXGBE_RMCS_TFCE_802_3X;
510 DEBUGOUT("Flow control param set incorrectly\n");
511 ret_val = IXGBE_ERR_CONFIG;
516 /* Set 802.3x based flow control settings. */
517 fctrl_reg |= IXGBE_FCTRL_DPF;
518 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl_reg);
519 IXGBE_WRITE_REG(hw, IXGBE_RMCS, rmcs_reg);
521 /* Set up and enable Rx high/low water mark thresholds, enable XON. */
522 for (i = 0; i < IXGBE_DCB_MAX_TRAFFIC_CLASS; i++) {
523 if ((hw->fc.current_mode & ixgbe_fc_tx_pause) &&
524 hw->fc.high_water[i]) {
525 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE;
526 fcrth = (hw->fc.high_water[i] << 10) | IXGBE_FCRTH_FCEN;
527 IXGBE_WRITE_REG(hw, IXGBE_FCRTL(i), fcrtl);
528 IXGBE_WRITE_REG(hw, IXGBE_FCRTH(i), fcrth);
530 IXGBE_WRITE_REG(hw, IXGBE_FCRTL(i), 0);
531 IXGBE_WRITE_REG(hw, IXGBE_FCRTH(i), 0);
536 /* Configure pause time (2 TCs per register) */
537 reg = hw->fc.pause_time * 0x00010001;
538 for (i = 0; i < (IXGBE_DCB_MAX_TRAFFIC_CLASS / 2); i++)
539 IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), reg);
541 /* Configure flow control refresh threshold value */
542 IXGBE_WRITE_REG(hw, IXGBE_FCRTV, hw->fc.pause_time / 2);
549 * ixgbe_start_mac_link_82598 - Configures MAC link settings
550 * @hw: pointer to hardware structure
551 * @autoneg_wait_to_complete: true when waiting for completion is needed
553 * Configures link settings based on values in the ixgbe_hw struct.
554 * Restarts the link. Performs autonegotiation if needed.
556 STATIC s32 ixgbe_start_mac_link_82598(struct ixgbe_hw *hw,
557 bool autoneg_wait_to_complete)
562 s32 status = IXGBE_SUCCESS;
564 DEBUGFUNC("ixgbe_start_mac_link_82598");
567 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
568 autoc_reg |= IXGBE_AUTOC_AN_RESTART;
569 IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
571 /* Only poll for autoneg to complete if specified to do so */
572 if (autoneg_wait_to_complete) {
573 if ((autoc_reg & IXGBE_AUTOC_LMS_MASK) ==
574 IXGBE_AUTOC_LMS_KX4_AN ||
575 (autoc_reg & IXGBE_AUTOC_LMS_MASK) ==
576 IXGBE_AUTOC_LMS_KX4_AN_1G_AN) {
577 links_reg = 0; /* Just in case Autoneg time = 0 */
578 for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) {
579 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
580 if (links_reg & IXGBE_LINKS_KX_AN_COMP)
584 if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) {
585 status = IXGBE_ERR_AUTONEG_NOT_COMPLETE;
586 DEBUGOUT("Autonegotiation did not complete.\n");
591 /* Add delay to filter out noises during initial link setup */
598 * ixgbe_validate_link_ready - Function looks for phy link
599 * @hw: pointer to hardware structure
601 * Function indicates success when phy link is available. If phy is not ready
602 * within 5 seconds of MAC indicating link, the function returns error.
604 STATIC s32 ixgbe_validate_link_ready(struct ixgbe_hw *hw)
609 if (hw->device_id != IXGBE_DEV_ID_82598AT2)
610 return IXGBE_SUCCESS;
613 timeout < IXGBE_VALIDATE_LINK_READY_TIMEOUT; timeout++) {
614 hw->phy.ops.read_reg(hw, IXGBE_MDIO_AUTO_NEG_STATUS,
615 IXGBE_MDIO_AUTO_NEG_DEV_TYPE, &an_reg);
617 if ((an_reg & IXGBE_MII_AUTONEG_COMPLETE) &&
618 (an_reg & IXGBE_MII_AUTONEG_LINK_UP))
624 if (timeout == IXGBE_VALIDATE_LINK_READY_TIMEOUT) {
625 DEBUGOUT("Link was indicated but link is down\n");
626 return IXGBE_ERR_LINK_SETUP;
629 return IXGBE_SUCCESS;
633 * ixgbe_check_mac_link_82598 - Get link/speed status
634 * @hw: pointer to hardware structure
635 * @speed: pointer to link speed
636 * @link_up: true is link is up, false otherwise
637 * @link_up_wait_to_complete: bool used to wait for link up or not
639 * Reads the links register to determine if link is up and the current speed
641 STATIC s32 ixgbe_check_mac_link_82598(struct ixgbe_hw *hw,
642 ixgbe_link_speed *speed, bool *link_up,
643 bool link_up_wait_to_complete)
647 u16 link_reg, adapt_comp_reg;
649 DEBUGFUNC("ixgbe_check_mac_link_82598");
652 * SERDES PHY requires us to read link status from undocumented
653 * register 0xC79F. Bit 0 set indicates link is up/ready; clear
654 * indicates link down. OxC00C is read to check that the XAUI lanes
655 * are active. Bit 0 clear indicates active; set indicates inactive.
657 if (hw->phy.type == ixgbe_phy_nl) {
658 hw->phy.ops.read_reg(hw, 0xC79F, IXGBE_TWINAX_DEV, &link_reg);
659 hw->phy.ops.read_reg(hw, 0xC79F, IXGBE_TWINAX_DEV, &link_reg);
660 hw->phy.ops.read_reg(hw, 0xC00C, IXGBE_TWINAX_DEV,
662 if (link_up_wait_to_complete) {
663 for (i = 0; i < hw->mac.max_link_up_time; i++) {
664 if ((link_reg & 1) &&
665 ((adapt_comp_reg & 1) == 0)) {
672 hw->phy.ops.read_reg(hw, 0xC79F,
675 hw->phy.ops.read_reg(hw, 0xC00C,
680 if ((link_reg & 1) && ((adapt_comp_reg & 1) == 0))
686 if (*link_up == false)
690 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
691 if (link_up_wait_to_complete) {
692 for (i = 0; i < hw->mac.max_link_up_time; i++) {
693 if (links_reg & IXGBE_LINKS_UP) {
700 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
703 if (links_reg & IXGBE_LINKS_UP)
709 if (links_reg & IXGBE_LINKS_SPEED)
710 *speed = IXGBE_LINK_SPEED_10GB_FULL;
712 *speed = IXGBE_LINK_SPEED_1GB_FULL;
714 if ((hw->device_id == IXGBE_DEV_ID_82598AT2) && (*link_up == true) &&
715 (ixgbe_validate_link_ready(hw) != IXGBE_SUCCESS))
719 return IXGBE_SUCCESS;
723 * ixgbe_setup_mac_link_82598 - Set MAC link speed
724 * @hw: pointer to hardware structure
725 * @speed: new link speed
726 * @autoneg_wait_to_complete: true when waiting for completion is needed
728 * Set the link speed in the AUTOC register and restarts link.
730 STATIC s32 ixgbe_setup_mac_link_82598(struct ixgbe_hw *hw,
731 ixgbe_link_speed speed,
732 bool autoneg_wait_to_complete)
734 bool autoneg = false;
735 s32 status = IXGBE_SUCCESS;
736 ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN;
737 u32 curr_autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
738 u32 autoc = curr_autoc;
739 u32 link_mode = autoc & IXGBE_AUTOC_LMS_MASK;
741 DEBUGFUNC("ixgbe_setup_mac_link_82598");
743 /* Check to see if speed passed in is supported. */
744 ixgbe_get_link_capabilities(hw, &link_capabilities, &autoneg);
745 speed &= link_capabilities;
747 if (speed == IXGBE_LINK_SPEED_UNKNOWN)
748 status = IXGBE_ERR_LINK_SETUP;
750 /* Set KX4/KX support according to speed requested */
751 else if (link_mode == IXGBE_AUTOC_LMS_KX4_AN ||
752 link_mode == IXGBE_AUTOC_LMS_KX4_AN_1G_AN) {
753 autoc &= ~IXGBE_AUTOC_KX4_KX_SUPP_MASK;
754 if (speed & IXGBE_LINK_SPEED_10GB_FULL)
755 autoc |= IXGBE_AUTOC_KX4_SUPP;
756 if (speed & IXGBE_LINK_SPEED_1GB_FULL)
757 autoc |= IXGBE_AUTOC_KX_SUPP;
758 if (autoc != curr_autoc)
759 IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc);
762 if (status == IXGBE_SUCCESS) {
764 * Setup and restart the link based on the new values in
765 * ixgbe_hw This will write the AUTOC register based on the new
768 status = ixgbe_start_mac_link_82598(hw,
769 autoneg_wait_to_complete);
777 * ixgbe_setup_copper_link_82598 - Set the PHY autoneg advertised field
778 * @hw: pointer to hardware structure
779 * @speed: new link speed
780 * @autoneg_wait_to_complete: true if waiting is needed to complete
782 * Sets the link speed in the AUTOC register in the MAC and restarts link.
784 STATIC s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw,
785 ixgbe_link_speed speed,
786 bool autoneg_wait_to_complete)
790 DEBUGFUNC("ixgbe_setup_copper_link_82598");
792 /* Setup the PHY according to input speed */
793 status = hw->phy.ops.setup_link_speed(hw, speed,
794 autoneg_wait_to_complete);
796 ixgbe_start_mac_link_82598(hw, autoneg_wait_to_complete);
802 * ixgbe_reset_hw_82598 - Performs hardware reset
803 * @hw: pointer to hardware structure
805 * Resets the hardware by resetting the transmit and receive units, masks and
806 * clears all interrupts, performing a PHY reset, and performing a link (MAC)
809 STATIC s32 ixgbe_reset_hw_82598(struct ixgbe_hw *hw)
811 s32 status = IXGBE_SUCCESS;
812 s32 phy_status = IXGBE_SUCCESS;
819 DEBUGFUNC("ixgbe_reset_hw_82598");
821 /* Call adapter stop to disable tx/rx and clear interrupts */
822 status = hw->mac.ops.stop_adapter(hw);
823 if (status != IXGBE_SUCCESS)
827 * Power up the Atlas Tx lanes if they are currently powered down.
828 * Atlas Tx lanes are powered down for MAC loopback tests, but
829 * they are not automatically restored on reset.
831 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, &analog_val);
832 if (analog_val & IXGBE_ATLAS_PDN_TX_REG_EN) {
833 /* Enable Tx Atlas so packets can be transmitted again */
834 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK,
836 analog_val &= ~IXGBE_ATLAS_PDN_TX_REG_EN;
837 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK,
840 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_10G,
842 analog_val &= ~IXGBE_ATLAS_PDN_TX_10G_QL_ALL;
843 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_10G,
846 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_1G,
848 analog_val &= ~IXGBE_ATLAS_PDN_TX_1G_QL_ALL;
849 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_1G,
852 hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_AN,
854 analog_val &= ~IXGBE_ATLAS_PDN_TX_AN_QL_ALL;
855 hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_AN,
860 if (hw->phy.reset_disable == false) {
861 /* PHY ops must be identified and initialized prior to reset */
863 /* Init PHY and function pointers, perform SFP setup */
864 phy_status = hw->phy.ops.init(hw);
865 if (phy_status == IXGBE_ERR_SFP_NOT_SUPPORTED)
867 if (phy_status == IXGBE_ERR_SFP_NOT_PRESENT)
870 hw->phy.ops.reset(hw);
875 * Issue global reset to the MAC. This needs to be a SW reset.
876 * If link reset is used, it might reset the MAC when mng is using it
878 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL) | IXGBE_CTRL_RST;
879 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
880 IXGBE_WRITE_FLUSH(hw);
882 /* Poll for reset bit to self-clear indicating reset is complete */
883 for (i = 0; i < 10; i++) {
885 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
886 if (!(ctrl & IXGBE_CTRL_RST))
889 if (ctrl & IXGBE_CTRL_RST) {
890 status = IXGBE_ERR_RESET_FAILED;
891 DEBUGOUT("Reset polling failed to complete.\n");
897 * Double resets are required for recovery from certain error
898 * conditions. Between resets, it is necessary to stall to allow time
899 * for any pending HW events to complete.
901 if (hw->mac.flags & IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
902 hw->mac.flags &= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
906 gheccr = IXGBE_READ_REG(hw, IXGBE_GHECCR);
907 gheccr &= ~((1 << 21) | (1 << 18) | (1 << 9) | (1 << 6));
908 IXGBE_WRITE_REG(hw, IXGBE_GHECCR, gheccr);
911 * Store the original AUTOC value if it has not been
912 * stored off yet. Otherwise restore the stored original
913 * AUTOC value since the reset operation sets back to deaults.
915 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
916 if (hw->mac.orig_link_settings_stored == false) {
917 hw->mac.orig_autoc = autoc;
918 hw->mac.orig_link_settings_stored = true;
919 } else if (autoc != hw->mac.orig_autoc) {
920 IXGBE_WRITE_REG(hw, IXGBE_AUTOC, hw->mac.orig_autoc);
923 /* Store the permanent mac address */
924 hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr);
927 * Store MAC address from RAR0, clear receive address registers, and
928 * clear the multicast table
930 hw->mac.ops.init_rx_addrs(hw);
933 if (phy_status != IXGBE_SUCCESS)
940 * ixgbe_set_vmdq_82598 - Associate a VMDq set index with a rx address
941 * @hw: pointer to hardware struct
942 * @rar: receive address register index to associate with a VMDq index
943 * @vmdq: VMDq set index
945 s32 ixgbe_set_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
948 u32 rar_entries = hw->mac.num_rar_entries;
950 DEBUGFUNC("ixgbe_set_vmdq_82598");
952 /* Make sure we are using a valid rar index range */
953 if (rar >= rar_entries) {
954 DEBUGOUT1("RAR index %d is out of range.\n", rar);
955 return IXGBE_ERR_INVALID_ARGUMENT;
958 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar));
959 rar_high &= ~IXGBE_RAH_VIND_MASK;
960 rar_high |= ((vmdq << IXGBE_RAH_VIND_SHIFT) & IXGBE_RAH_VIND_MASK);
961 IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high);
962 return IXGBE_SUCCESS;
966 * ixgbe_clear_vmdq_82598 - Disassociate a VMDq set index from an rx address
967 * @hw: pointer to hardware struct
968 * @rar: receive address register index to associate with a VMDq index
969 * @vmdq: VMDq clear index (not used in 82598, but elsewhere)
971 STATIC s32 ixgbe_clear_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
974 u32 rar_entries = hw->mac.num_rar_entries;
976 UNREFERENCED_1PARAMETER(vmdq);
978 /* Make sure we are using a valid rar index range */
979 if (rar >= rar_entries) {
980 DEBUGOUT1("RAR index %d is out of range.\n", rar);
981 return IXGBE_ERR_INVALID_ARGUMENT;
984 rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar));
985 if (rar_high & IXGBE_RAH_VIND_MASK) {
986 rar_high &= ~IXGBE_RAH_VIND_MASK;
987 IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high);
990 return IXGBE_SUCCESS;
994 * ixgbe_set_vfta_82598 - Set VLAN filter table
995 * @hw: pointer to hardware structure
996 * @vlan: VLAN id to write to VLAN filter
997 * @vind: VMDq output index that maps queue to VLAN id in VFTA
998 * @vlan_on: boolean flag to turn on/off VLAN in VFTA
999 * @vlvf_bypass: boolean flag - unused
1001 * Turn on/off specified VLAN in the VLAN filter table.
1003 s32 ixgbe_set_vfta_82598(struct ixgbe_hw *hw, u32 vlan, u32 vind,
1004 bool vlan_on, bool vlvf_bypass)
1011 UNREFERENCED_1PARAMETER(vlvf_bypass);
1013 DEBUGFUNC("ixgbe_set_vfta_82598");
1016 return IXGBE_ERR_PARAM;
1018 /* Determine 32-bit word position in array */
1019 regindex = (vlan >> 5) & 0x7F; /* upper seven bits */
1021 /* Determine the location of the (VMD) queue index */
1022 vftabyte = ((vlan >> 3) & 0x03); /* bits (4:3) indicating byte array */
1023 bitindex = (vlan & 0x7) << 2; /* lower 3 bits indicate nibble */
1025 /* Set the nibble for VMD queue index */
1026 bits = IXGBE_READ_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex));
1027 bits &= (~(0x0F << bitindex));
1028 bits |= (vind << bitindex);
1029 IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex), bits);
1031 /* Determine the location of the bit for this VLAN id */
1032 bitindex = vlan & 0x1F; /* lower five bits */
1034 bits = IXGBE_READ_REG(hw, IXGBE_VFTA(regindex));
1036 /* Turn on this VLAN id */
1037 bits |= (1 << bitindex);
1039 /* Turn off this VLAN id */
1040 bits &= ~(1 << bitindex);
1041 IXGBE_WRITE_REG(hw, IXGBE_VFTA(regindex), bits);
1043 return IXGBE_SUCCESS;
1047 * ixgbe_clear_vfta_82598 - Clear VLAN filter table
1048 * @hw: pointer to hardware structure
1050 * Clears the VLAN filer table, and the VMDq index associated with the filter
1052 STATIC s32 ixgbe_clear_vfta_82598(struct ixgbe_hw *hw)
1057 DEBUGFUNC("ixgbe_clear_vfta_82598");
1059 for (offset = 0; offset < hw->mac.vft_size; offset++)
1060 IXGBE_WRITE_REG(hw, IXGBE_VFTA(offset), 0);
1062 for (vlanbyte = 0; vlanbyte < 4; vlanbyte++)
1063 for (offset = 0; offset < hw->mac.vft_size; offset++)
1064 IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vlanbyte, offset),
1067 return IXGBE_SUCCESS;
1071 * ixgbe_read_analog_reg8_82598 - Reads 8 bit Atlas analog register
1072 * @hw: pointer to hardware structure
1073 * @reg: analog register to read
1076 * Performs read operation to Atlas analog register specified.
1078 s32 ixgbe_read_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 *val)
1082 DEBUGFUNC("ixgbe_read_analog_reg8_82598");
1084 IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL,
1085 IXGBE_ATLASCTL_WRITE_CMD | (reg << 8));
1086 IXGBE_WRITE_FLUSH(hw);
1088 atlas_ctl = IXGBE_READ_REG(hw, IXGBE_ATLASCTL);
1089 *val = (u8)atlas_ctl;
1091 return IXGBE_SUCCESS;
1095 * ixgbe_write_analog_reg8_82598 - Writes 8 bit Atlas analog register
1096 * @hw: pointer to hardware structure
1097 * @reg: atlas register to write
1098 * @val: value to write
1100 * Performs write operation to Atlas analog register specified.
1102 s32 ixgbe_write_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 val)
1106 DEBUGFUNC("ixgbe_write_analog_reg8_82598");
1108 atlas_ctl = (reg << 8) | val;
1109 IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, atlas_ctl);
1110 IXGBE_WRITE_FLUSH(hw);
1113 return IXGBE_SUCCESS;
1117 * ixgbe_read_i2c_phy_82598 - Reads 8 bit word over I2C interface.
1118 * @hw: pointer to hardware structure
1119 * @dev_addr: address to read from
1120 * @byte_offset: byte offset to read from dev_addr
1121 * @eeprom_data: value read
1123 * Performs 8 byte read operation to SFP module's EEPROM over I2C interface.
1125 STATIC s32 ixgbe_read_i2c_phy_82598(struct ixgbe_hw *hw, u8 dev_addr,
1126 u8 byte_offset, u8 *eeprom_data)
1128 s32 status = IXGBE_SUCCESS;
1135 DEBUGFUNC("ixgbe_read_i2c_phy_82598");
1137 if (IXGBE_READ_REG(hw, IXGBE_STATUS) & IXGBE_STATUS_LAN_ID_1)
1138 gssr = IXGBE_GSSR_PHY1_SM;
1140 gssr = IXGBE_GSSR_PHY0_SM;
1142 if (hw->mac.ops.acquire_swfw_sync(hw, gssr) != IXGBE_SUCCESS)
1143 return IXGBE_ERR_SWFW_SYNC;
1145 if (hw->phy.type == ixgbe_phy_nl) {
1147 * NetLogic phy SDA/SCL registers are at addresses 0xC30A to
1148 * 0xC30D. These registers are used to talk to the SFP+
1149 * module's EEPROM through the SDA/SCL (I2C) interface.
1151 sfp_addr = (dev_addr << 8) + byte_offset;
1152 sfp_addr = (sfp_addr | IXGBE_I2C_EEPROM_READ_MASK);
1153 hw->phy.ops.write_reg_mdi(hw,
1154 IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR,
1155 IXGBE_MDIO_PMA_PMD_DEV_TYPE,
1159 for (i = 0; i < 100; i++) {
1160 hw->phy.ops.read_reg_mdi(hw,
1161 IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT,
1162 IXGBE_MDIO_PMA_PMD_DEV_TYPE,
1164 sfp_stat = sfp_stat & IXGBE_I2C_EEPROM_STATUS_MASK;
1165 if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS)
1170 if (sfp_stat != IXGBE_I2C_EEPROM_STATUS_PASS) {
1171 DEBUGOUT("EEPROM read did not pass.\n");
1172 status = IXGBE_ERR_SFP_NOT_PRESENT;
1177 hw->phy.ops.read_reg_mdi(hw, IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA,
1178 IXGBE_MDIO_PMA_PMD_DEV_TYPE, &sfp_data);
1180 *eeprom_data = (u8)(sfp_data >> 8);
1182 status = IXGBE_ERR_PHY;
1186 hw->mac.ops.release_swfw_sync(hw, gssr);
1191 * ixgbe_read_i2c_eeprom_82598 - Reads 8 bit word over I2C interface.
1192 * @hw: pointer to hardware structure
1193 * @byte_offset: EEPROM byte offset to read
1194 * @eeprom_data: value read
1196 * Performs 8 byte read operation to SFP module's EEPROM over I2C interface.
1198 s32 ixgbe_read_i2c_eeprom_82598(struct ixgbe_hw *hw, u8 byte_offset,
1201 return ixgbe_read_i2c_phy_82598(hw, IXGBE_I2C_EEPROM_DEV_ADDR,
1202 byte_offset, eeprom_data);
1206 * ixgbe_read_i2c_sff8472_82598 - Reads 8 bit word over I2C interface.
1207 * @hw: pointer to hardware structure
1208 * @byte_offset: byte offset at address 0xA2
1209 * @sff8472_data: value read
1211 * Performs 8 byte read operation to SFP module's SFF-8472 data over I2C
1213 STATIC s32 ixgbe_read_i2c_sff8472_82598(struct ixgbe_hw *hw, u8 byte_offset,
1216 return ixgbe_read_i2c_phy_82598(hw, IXGBE_I2C_EEPROM_DEV_ADDR2,
1217 byte_offset, sff8472_data);
1221 * ixgbe_get_supported_physical_layer_82598 - Returns physical layer type
1222 * @hw: pointer to hardware structure
1224 * Determines physical layer capabilities of the current configuration.
1226 u64 ixgbe_get_supported_physical_layer_82598(struct ixgbe_hw *hw)
1228 u64 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
1229 u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
1230 u32 pma_pmd_10g = autoc & IXGBE_AUTOC_10G_PMA_PMD_MASK;
1231 u32 pma_pmd_1g = autoc & IXGBE_AUTOC_1G_PMA_PMD_MASK;
1232 u16 ext_ability = 0;
1234 DEBUGFUNC("ixgbe_get_supported_physical_layer_82598");
1236 hw->phy.ops.identify(hw);
1238 /* Copper PHY must be checked before AUTOC LMS to determine correct
1239 * physical layer because 10GBase-T PHYs use LMS = KX4/KX */
1240 switch (hw->phy.type) {
1242 case ixgbe_phy_cu_unknown:
1243 hw->phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
1244 IXGBE_MDIO_PMA_PMD_DEV_TYPE, &ext_ability);
1245 if (ext_ability & IXGBE_MDIO_PHY_10GBASET_ABILITY)
1246 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
1247 if (ext_ability & IXGBE_MDIO_PHY_1000BASET_ABILITY)
1248 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
1249 if (ext_ability & IXGBE_MDIO_PHY_100BASETX_ABILITY)
1250 physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
1256 switch (autoc & IXGBE_AUTOC_LMS_MASK) {
1257 case IXGBE_AUTOC_LMS_1G_AN:
1258 case IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
1259 if (pma_pmd_1g == IXGBE_AUTOC_1G_KX)
1260 physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX;
1262 physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_BX;
1264 case IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
1265 if (pma_pmd_10g == IXGBE_AUTOC_10G_CX4)
1266 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4;
1267 else if (pma_pmd_10g == IXGBE_AUTOC_10G_KX4)
1268 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
1270 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
1272 case IXGBE_AUTOC_LMS_KX4_AN:
1273 case IXGBE_AUTOC_LMS_KX4_AN_1G_AN:
1274 if (autoc & IXGBE_AUTOC_KX_SUPP)
1275 physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX;
1276 if (autoc & IXGBE_AUTOC_KX4_SUPP)
1277 physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
1283 if (hw->phy.type == ixgbe_phy_nl) {
1284 hw->phy.ops.identify_sfp(hw);
1286 switch (hw->phy.sfp_type) {
1287 case ixgbe_sfp_type_da_cu:
1288 physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU;
1290 case ixgbe_sfp_type_sr:
1291 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR;
1293 case ixgbe_sfp_type_lr:
1294 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR;
1297 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
1302 switch (hw->device_id) {
1303 case IXGBE_DEV_ID_82598_DA_DUAL_PORT:
1304 physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU;
1306 case IXGBE_DEV_ID_82598AF_DUAL_PORT:
1307 case IXGBE_DEV_ID_82598AF_SINGLE_PORT:
1308 case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM:
1309 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR;
1311 case IXGBE_DEV_ID_82598EB_XF_LR:
1312 physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR;
1319 return physical_layer;
1323 * ixgbe_set_lan_id_multi_port_pcie_82598 - Set LAN id for PCIe multiple
1325 * @hw: pointer to the HW structure
1327 * Calls common function and corrects issue with some single port devices
1328 * that enable LAN1 but not LAN0.
1330 void ixgbe_set_lan_id_multi_port_pcie_82598(struct ixgbe_hw *hw)
1332 struct ixgbe_bus_info *bus = &hw->bus;
1336 DEBUGFUNC("ixgbe_set_lan_id_multi_port_pcie_82598");
1338 ixgbe_set_lan_id_multi_port_pcie(hw);
1340 /* check if LAN0 is disabled */
1341 hw->eeprom.ops.read(hw, IXGBE_PCIE_GENERAL_PTR, &pci_gen);
1342 if ((pci_gen != 0) && (pci_gen != 0xFFFF)) {
1344 hw->eeprom.ops.read(hw, pci_gen + IXGBE_PCIE_CTRL2, &pci_ctrl2);
1346 /* if LAN0 is completely disabled force function to 0 */
1347 if ((pci_ctrl2 & IXGBE_PCIE_CTRL2_LAN_DISABLE) &&
1348 !(pci_ctrl2 & IXGBE_PCIE_CTRL2_DISABLE_SELECT) &&
1349 !(pci_ctrl2 & IXGBE_PCIE_CTRL2_DUMMY_ENABLE)) {
1357 * ixgbe_enable_relaxed_ordering_82598 - enable relaxed ordering
1358 * @hw: pointer to hardware structure
1361 void ixgbe_enable_relaxed_ordering_82598(struct ixgbe_hw *hw)
1366 DEBUGFUNC("ixgbe_enable_relaxed_ordering_82598");
1368 /* Enable relaxed ordering */
1369 for (i = 0; ((i < hw->mac.max_tx_queues) &&
1370 (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) {
1371 regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(i));
1372 regval |= IXGBE_DCA_TXCTRL_DESC_WRO_EN;
1373 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(i), regval);
1376 for (i = 0; ((i < hw->mac.max_rx_queues) &&
1377 (i < IXGBE_DCA_MAX_QUEUES_82598)); i++) {
1378 regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
1379 regval |= IXGBE_DCA_RXCTRL_DATA_WRO_EN |
1380 IXGBE_DCA_RXCTRL_HEAD_WRO_EN;
1381 IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval);
1387 * ixgbe_set_rxpba_82598 - Initialize RX packet buffer
1388 * @hw: pointer to hardware structure
1389 * @num_pb: number of packet buffers to allocate
1390 * @headroom: reserve n KB of headroom
1391 * @strategy: packet buffer allocation strategy
1393 STATIC void ixgbe_set_rxpba_82598(struct ixgbe_hw *hw, int num_pb,
1394 u32 headroom, int strategy)
1396 u32 rxpktsize = IXGBE_RXPBSIZE_64KB;
1398 UNREFERENCED_1PARAMETER(headroom);
1403 /* Setup Rx packet buffer sizes */
1405 case PBA_STRATEGY_WEIGHTED:
1406 /* Setup the first four at 80KB */
1407 rxpktsize = IXGBE_RXPBSIZE_80KB;
1409 IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize);
1410 /* Setup the last four at 48KB...don't re-init i */
1411 rxpktsize = IXGBE_RXPBSIZE_48KB;
1413 case PBA_STRATEGY_EQUAL:
1415 /* Divide the remaining Rx packet buffer evenly among the TCs */
1416 for (; i < IXGBE_MAX_PACKET_BUFFERS; i++)
1417 IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), rxpktsize);
1421 /* Setup Tx packet buffer sizes */
1422 for (i = 0; i < IXGBE_MAX_PACKET_BUFFERS; i++)
1423 IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i), IXGBE_TXPBSIZE_40KB);
1427 * ixgbe_enable_rx_dma_82598 - Enable the Rx DMA unit
1428 * @hw: pointer to hardware structure
1429 * @regval: register value to write to RXCTRL
1431 * Enables the Rx DMA unit
1433 s32 ixgbe_enable_rx_dma_82598(struct ixgbe_hw *hw, u32 regval)
1435 DEBUGFUNC("ixgbe_enable_rx_dma_82598");
1437 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, regval);
1439 return IXGBE_SUCCESS;