4 * Copyright (C) Cavium networks Ltd. 2015.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
16 * * Neither the name of Cavium networks nor the names of its
17 * contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 #include "rte_cpuflags.h"
36 const struct feature_entry rte_cpu_feature_table[] = {
37 FEAT_DEF(FP, 0x00000001, 0, REG_HWCAP, 0)
38 FEAT_DEF(NEON, 0x00000001, 0, REG_HWCAP, 1)
39 FEAT_DEF(EVTSTRM, 0x00000001, 0, REG_HWCAP, 2)
40 FEAT_DEF(AES, 0x00000001, 0, REG_HWCAP, 3)
41 FEAT_DEF(PMULL, 0x00000001, 0, REG_HWCAP, 4)
42 FEAT_DEF(SHA1, 0x00000001, 0, REG_HWCAP, 5)
43 FEAT_DEF(SHA2, 0x00000001, 0, REG_HWCAP, 6)
44 FEAT_DEF(CRC32, 0x00000001, 0, REG_HWCAP, 7)
45 FEAT_DEF(AARCH64, 0x00000001, 0, REG_PLATFORM, 1)
48 const struct feature_entry rte_cpu_feature_table[] = {
49 FEAT_DEF(SWP, 0x00000001, 0, REG_HWCAP, 0)
50 FEAT_DEF(HALF, 0x00000001, 0, REG_HWCAP, 1)
51 FEAT_DEF(THUMB, 0x00000001, 0, REG_HWCAP, 2)
52 FEAT_DEF(A26BIT, 0x00000001, 0, REG_HWCAP, 3)
53 FEAT_DEF(FAST_MULT, 0x00000001, 0, REG_HWCAP, 4)
54 FEAT_DEF(FPA, 0x00000001, 0, REG_HWCAP, 5)
55 FEAT_DEF(VFP, 0x00000001, 0, REG_HWCAP, 6)
56 FEAT_DEF(EDSP, 0x00000001, 0, REG_HWCAP, 7)
57 FEAT_DEF(JAVA, 0x00000001, 0, REG_HWCAP, 8)
58 FEAT_DEF(IWMMXT, 0x00000001, 0, REG_HWCAP, 9)
59 FEAT_DEF(CRUNCH, 0x00000001, 0, REG_HWCAP, 10)
60 FEAT_DEF(THUMBEE, 0x00000001, 0, REG_HWCAP, 11)
61 FEAT_DEF(NEON, 0x00000001, 0, REG_HWCAP, 12)
62 FEAT_DEF(VFPv3, 0x00000001, 0, REG_HWCAP, 13)
63 FEAT_DEF(VFPv3D16, 0x00000001, 0, REG_HWCAP, 14)
64 FEAT_DEF(TLS, 0x00000001, 0, REG_HWCAP, 15)
65 FEAT_DEF(VFPv4, 0x00000001, 0, REG_HWCAP, 16)
66 FEAT_DEF(IDIVA, 0x00000001, 0, REG_HWCAP, 17)
67 FEAT_DEF(IDIVT, 0x00000001, 0, REG_HWCAP, 18)
68 FEAT_DEF(VFPD32, 0x00000001, 0, REG_HWCAP, 19)
69 FEAT_DEF(LPAE, 0x00000001, 0, REG_HWCAP, 20)
70 FEAT_DEF(EVTSTRM, 0x00000001, 0, REG_HWCAP, 21)
71 FEAT_DEF(AES, 0x00000001, 0, REG_HWCAP2, 0)
72 FEAT_DEF(PMULL, 0x00000001, 0, REG_HWCAP2, 1)
73 FEAT_DEF(SHA1, 0x00000001, 0, REG_HWCAP2, 2)
74 FEAT_DEF(SHA2, 0x00000001, 0, REG_HWCAP2, 3)
75 FEAT_DEF(CRC32, 0x00000001, 0, REG_HWCAP2, 4)
76 FEAT_DEF(V7L, 0x00000001, 0, REG_PLATFORM, 0)