4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include "rte_cpuflags.h"
36 const struct feature_entry rte_cpu_feature_table[] = {
37 FEAT_DEF(SSE3, 0x00000001, 0, RTE_REG_ECX, 0)
38 FEAT_DEF(PCLMULQDQ, 0x00000001, 0, RTE_REG_ECX, 1)
39 FEAT_DEF(DTES64, 0x00000001, 0, RTE_REG_ECX, 2)
40 FEAT_DEF(MONITOR, 0x00000001, 0, RTE_REG_ECX, 3)
41 FEAT_DEF(DS_CPL, 0x00000001, 0, RTE_REG_ECX, 4)
42 FEAT_DEF(VMX, 0x00000001, 0, RTE_REG_ECX, 5)
43 FEAT_DEF(SMX, 0x00000001, 0, RTE_REG_ECX, 6)
44 FEAT_DEF(EIST, 0x00000001, 0, RTE_REG_ECX, 7)
45 FEAT_DEF(TM2, 0x00000001, 0, RTE_REG_ECX, 8)
46 FEAT_DEF(SSSE3, 0x00000001, 0, RTE_REG_ECX, 9)
47 FEAT_DEF(CNXT_ID, 0x00000001, 0, RTE_REG_ECX, 10)
48 FEAT_DEF(FMA, 0x00000001, 0, RTE_REG_ECX, 12)
49 FEAT_DEF(CMPXCHG16B, 0x00000001, 0, RTE_REG_ECX, 13)
50 FEAT_DEF(XTPR, 0x00000001, 0, RTE_REG_ECX, 14)
51 FEAT_DEF(PDCM, 0x00000001, 0, RTE_REG_ECX, 15)
52 FEAT_DEF(PCID, 0x00000001, 0, RTE_REG_ECX, 17)
53 FEAT_DEF(DCA, 0x00000001, 0, RTE_REG_ECX, 18)
54 FEAT_DEF(SSE4_1, 0x00000001, 0, RTE_REG_ECX, 19)
55 FEAT_DEF(SSE4_2, 0x00000001, 0, RTE_REG_ECX, 20)
56 FEAT_DEF(X2APIC, 0x00000001, 0, RTE_REG_ECX, 21)
57 FEAT_DEF(MOVBE, 0x00000001, 0, RTE_REG_ECX, 22)
58 FEAT_DEF(POPCNT, 0x00000001, 0, RTE_REG_ECX, 23)
59 FEAT_DEF(TSC_DEADLINE, 0x00000001, 0, RTE_REG_ECX, 24)
60 FEAT_DEF(AES, 0x00000001, 0, RTE_REG_ECX, 25)
61 FEAT_DEF(XSAVE, 0x00000001, 0, RTE_REG_ECX, 26)
62 FEAT_DEF(OSXSAVE, 0x00000001, 0, RTE_REG_ECX, 27)
63 FEAT_DEF(AVX, 0x00000001, 0, RTE_REG_ECX, 28)
64 FEAT_DEF(F16C, 0x00000001, 0, RTE_REG_ECX, 29)
65 FEAT_DEF(RDRAND, 0x00000001, 0, RTE_REG_ECX, 30)
67 FEAT_DEF(FPU, 0x00000001, 0, RTE_REG_EDX, 0)
68 FEAT_DEF(VME, 0x00000001, 0, RTE_REG_EDX, 1)
69 FEAT_DEF(DE, 0x00000001, 0, RTE_REG_EDX, 2)
70 FEAT_DEF(PSE, 0x00000001, 0, RTE_REG_EDX, 3)
71 FEAT_DEF(TSC, 0x00000001, 0, RTE_REG_EDX, 4)
72 FEAT_DEF(MSR, 0x00000001, 0, RTE_REG_EDX, 5)
73 FEAT_DEF(PAE, 0x00000001, 0, RTE_REG_EDX, 6)
74 FEAT_DEF(MCE, 0x00000001, 0, RTE_REG_EDX, 7)
75 FEAT_DEF(CX8, 0x00000001, 0, RTE_REG_EDX, 8)
76 FEAT_DEF(APIC, 0x00000001, 0, RTE_REG_EDX, 9)
77 FEAT_DEF(SEP, 0x00000001, 0, RTE_REG_EDX, 11)
78 FEAT_DEF(MTRR, 0x00000001, 0, RTE_REG_EDX, 12)
79 FEAT_DEF(PGE, 0x00000001, 0, RTE_REG_EDX, 13)
80 FEAT_DEF(MCA, 0x00000001, 0, RTE_REG_EDX, 14)
81 FEAT_DEF(CMOV, 0x00000001, 0, RTE_REG_EDX, 15)
82 FEAT_DEF(PAT, 0x00000001, 0, RTE_REG_EDX, 16)
83 FEAT_DEF(PSE36, 0x00000001, 0, RTE_REG_EDX, 17)
84 FEAT_DEF(PSN, 0x00000001, 0, RTE_REG_EDX, 18)
85 FEAT_DEF(CLFSH, 0x00000001, 0, RTE_REG_EDX, 19)
86 FEAT_DEF(DS, 0x00000001, 0, RTE_REG_EDX, 21)
87 FEAT_DEF(ACPI, 0x00000001, 0, RTE_REG_EDX, 22)
88 FEAT_DEF(MMX, 0x00000001, 0, RTE_REG_EDX, 23)
89 FEAT_DEF(FXSR, 0x00000001, 0, RTE_REG_EDX, 24)
90 FEAT_DEF(SSE, 0x00000001, 0, RTE_REG_EDX, 25)
91 FEAT_DEF(SSE2, 0x00000001, 0, RTE_REG_EDX, 26)
92 FEAT_DEF(SS, 0x00000001, 0, RTE_REG_EDX, 27)
93 FEAT_DEF(HTT, 0x00000001, 0, RTE_REG_EDX, 28)
94 FEAT_DEF(TM, 0x00000001, 0, RTE_REG_EDX, 29)
95 FEAT_DEF(PBE, 0x00000001, 0, RTE_REG_EDX, 31)
97 FEAT_DEF(DIGTEMP, 0x00000006, 0, RTE_REG_EAX, 0)
98 FEAT_DEF(TRBOBST, 0x00000006, 0, RTE_REG_EAX, 1)
99 FEAT_DEF(ARAT, 0x00000006, 0, RTE_REG_EAX, 2)
100 FEAT_DEF(PLN, 0x00000006, 0, RTE_REG_EAX, 4)
101 FEAT_DEF(ECMD, 0x00000006, 0, RTE_REG_EAX, 5)
102 FEAT_DEF(PTM, 0x00000006, 0, RTE_REG_EAX, 6)
104 FEAT_DEF(MPERF_APERF_MSR, 0x00000006, 0, RTE_REG_ECX, 0)
105 FEAT_DEF(ACNT2, 0x00000006, 0, RTE_REG_ECX, 1)
106 FEAT_DEF(ENERGY_EFF, 0x00000006, 0, RTE_REG_ECX, 3)
108 FEAT_DEF(FSGSBASE, 0x00000007, 0, RTE_REG_EBX, 0)
109 FEAT_DEF(BMI1, 0x00000007, 0, RTE_REG_EBX, 2)
110 FEAT_DEF(HLE, 0x00000007, 0, RTE_REG_EBX, 4)
111 FEAT_DEF(AVX2, 0x00000007, 0, RTE_REG_EBX, 5)
112 FEAT_DEF(SMEP, 0x00000007, 0, RTE_REG_EBX, 6)
113 FEAT_DEF(BMI2, 0x00000007, 0, RTE_REG_EBX, 7)
114 FEAT_DEF(ERMS, 0x00000007, 0, RTE_REG_EBX, 8)
115 FEAT_DEF(INVPCID, 0x00000007, 0, RTE_REG_EBX, 10)
116 FEAT_DEF(RTM, 0x00000007, 0, RTE_REG_EBX, 11)
117 FEAT_DEF(AVX512F, 0x00000007, 0, RTE_REG_EBX, 16)
119 FEAT_DEF(LAHF_SAHF, 0x80000001, 0, RTE_REG_ECX, 0)
120 FEAT_DEF(LZCNT, 0x80000001, 0, RTE_REG_ECX, 4)
122 FEAT_DEF(SYSCALL, 0x80000001, 0, RTE_REG_EDX, 11)
123 FEAT_DEF(XD, 0x80000001, 0, RTE_REG_EDX, 20)
124 FEAT_DEF(1GB_PG, 0x80000001, 0, RTE_REG_EDX, 26)
125 FEAT_DEF(RDTSCP, 0x80000001, 0, RTE_REG_EDX, 27)
126 FEAT_DEF(EM64T, 0x80000001, 0, RTE_REG_EDX, 29)
128 FEAT_DEF(INVTSC, 0x80000007, 0, RTE_REG_EDX, 8)