4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 * RTE SSE/AVX related header.
43 #if (defined(__ICC) || (__GNUC__ == 4 && __GNUC_MINOR__ < 4))
46 #include <xmmintrin.h>
50 #include <emmintrin.h>
54 #include <tmmintrin.h>
57 #if defined(__SSE4_2__) || defined(__SSE4_1__)
58 #include <smmintrin.h>
62 #include <immintrin.h>
67 #include <x86intrin.h>
75 typedef __m128i xmm_t;
77 #define XMM_SIZE (sizeof(xmm_t))
78 #define XMM_MASK (XMM_SIZE - 1)
80 typedef union rte_xmm {
82 uint8_t u8[XMM_SIZE / sizeof(uint8_t)];
83 uint16_t u16[XMM_SIZE / sizeof(uint16_t)];
84 uint32_t u32[XMM_SIZE / sizeof(uint32_t)];
85 uint64_t u64[XMM_SIZE / sizeof(uint64_t)];
86 double pd[XMM_SIZE / sizeof(double)];
91 typedef __m256i ymm_t;
93 #define YMM_SIZE (sizeof(ymm_t))
94 #define YMM_MASK (YMM_SIZE - 1)
96 typedef union rte_ymm {
98 xmm_t x[YMM_SIZE / sizeof(xmm_t)];
99 uint8_t u8[YMM_SIZE / sizeof(uint8_t)];
100 uint16_t u16[YMM_SIZE / sizeof(uint16_t)];
101 uint32_t u32[YMM_SIZE / sizeof(uint32_t)];
102 uint64_t u64[YMM_SIZE / sizeof(uint64_t)];
103 double pd[YMM_SIZE / sizeof(double)];
109 #define _mm_cvtsi128_si64(a) ({ \
117 * Prior to version 12.1 icc doesn't support _mm_set_epi64x.
119 #if (defined(__ICC) && __ICC < 1210)
120 #define _mm_set_epi64x(a, b) ({ \
126 #endif /* (defined(__ICC) && __ICC < 1210) */
132 #endif /* _RTE_VECT_H_ */