1 /*******************************************************************************
3 Copyright (c) 2013 - 2015, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #ifndef _I40E_ADMINQ_CMD_H_
35 #define _I40E_ADMINQ_CMD_H_
37 /* This header file defines the i40e Admin Queue commands and is shared between
38 * i40e Firmware and Software.
40 * This file needs to comply with the Linux Kernel coding style.
43 #define I40E_FW_API_VERSION_MAJOR 0x0001
44 #define I40E_FW_API_VERSION_MINOR 0x0002
70 /* Flags sub-structure
71 * |0 |1 |2 |3 |4 |5 |6 |7 |8 |9 |10 |11 |12 |13 |14 |15 |
72 * |DD |CMP|ERR|VFE| * * RESERVED * * |LB |RD |VFC|BUF|SI |EI |FE |
75 /* command flags and offsets*/
76 #define I40E_AQ_FLAG_DD_SHIFT 0
77 #define I40E_AQ_FLAG_CMP_SHIFT 1
78 #define I40E_AQ_FLAG_ERR_SHIFT 2
79 #define I40E_AQ_FLAG_VFE_SHIFT 3
80 #define I40E_AQ_FLAG_LB_SHIFT 9
81 #define I40E_AQ_FLAG_RD_SHIFT 10
82 #define I40E_AQ_FLAG_VFC_SHIFT 11
83 #define I40E_AQ_FLAG_BUF_SHIFT 12
84 #define I40E_AQ_FLAG_SI_SHIFT 13
85 #define I40E_AQ_FLAG_EI_SHIFT 14
86 #define I40E_AQ_FLAG_FE_SHIFT 15
88 #define I40E_AQ_FLAG_DD (1 << I40E_AQ_FLAG_DD_SHIFT) /* 0x1 */
89 #define I40E_AQ_FLAG_CMP (1 << I40E_AQ_FLAG_CMP_SHIFT) /* 0x2 */
90 #define I40E_AQ_FLAG_ERR (1 << I40E_AQ_FLAG_ERR_SHIFT) /* 0x4 */
91 #define I40E_AQ_FLAG_VFE (1 << I40E_AQ_FLAG_VFE_SHIFT) /* 0x8 */
92 #define I40E_AQ_FLAG_LB (1 << I40E_AQ_FLAG_LB_SHIFT) /* 0x200 */
93 #define I40E_AQ_FLAG_RD (1 << I40E_AQ_FLAG_RD_SHIFT) /* 0x400 */
94 #define I40E_AQ_FLAG_VFC (1 << I40E_AQ_FLAG_VFC_SHIFT) /* 0x800 */
95 #define I40E_AQ_FLAG_BUF (1 << I40E_AQ_FLAG_BUF_SHIFT) /* 0x1000 */
96 #define I40E_AQ_FLAG_SI (1 << I40E_AQ_FLAG_SI_SHIFT) /* 0x2000 */
97 #define I40E_AQ_FLAG_EI (1 << I40E_AQ_FLAG_EI_SHIFT) /* 0x4000 */
98 #define I40E_AQ_FLAG_FE (1 << I40E_AQ_FLAG_FE_SHIFT) /* 0x8000 */
101 enum i40e_admin_queue_err {
102 I40E_AQ_RC_OK = 0, /* success */
103 I40E_AQ_RC_EPERM = 1, /* Operation not permitted */
104 I40E_AQ_RC_ENOENT = 2, /* No such element */
105 I40E_AQ_RC_ESRCH = 3, /* Bad opcode */
106 I40E_AQ_RC_EINTR = 4, /* operation interrupted */
107 I40E_AQ_RC_EIO = 5, /* I/O error */
108 I40E_AQ_RC_ENXIO = 6, /* No such resource */
109 I40E_AQ_RC_E2BIG = 7, /* Arg too long */
110 I40E_AQ_RC_EAGAIN = 8, /* Try again */
111 I40E_AQ_RC_ENOMEM = 9, /* Out of memory */
112 I40E_AQ_RC_EACCES = 10, /* Permission denied */
113 I40E_AQ_RC_EFAULT = 11, /* Bad address */
114 I40E_AQ_RC_EBUSY = 12, /* Device or resource busy */
115 I40E_AQ_RC_EEXIST = 13, /* object already exists */
116 I40E_AQ_RC_EINVAL = 14, /* Invalid argument */
117 I40E_AQ_RC_ENOTTY = 15, /* Not a typewriter */
118 I40E_AQ_RC_ENOSPC = 16, /* No space left or alloc failure */
119 I40E_AQ_RC_ENOSYS = 17, /* Function not implemented */
120 I40E_AQ_RC_ERANGE = 18, /* Parameter out of range */
121 I40E_AQ_RC_EFLUSHED = 19, /* Cmd flushed due to prev cmd error */
122 I40E_AQ_RC_BAD_ADDR = 20, /* Descriptor contains a bad pointer */
123 I40E_AQ_RC_EMODE = 21, /* Op not allowed in current dev mode */
124 I40E_AQ_RC_EFBIG = 22, /* File too large */
127 /* Admin Queue command opcodes */
128 enum i40e_admin_queue_opc {
130 i40e_aqc_opc_get_version = 0x0001,
131 i40e_aqc_opc_driver_version = 0x0002,
132 i40e_aqc_opc_queue_shutdown = 0x0003,
133 i40e_aqc_opc_set_pf_context = 0x0004,
135 /* resource ownership */
136 i40e_aqc_opc_request_resource = 0x0008,
137 i40e_aqc_opc_release_resource = 0x0009,
139 i40e_aqc_opc_list_func_capabilities = 0x000A,
140 i40e_aqc_opc_list_dev_capabilities = 0x000B,
142 i40e_aqc_opc_set_cppm_configuration = 0x0103,
143 i40e_aqc_opc_set_arp_proxy_entry = 0x0104,
144 i40e_aqc_opc_set_ns_proxy_entry = 0x0105,
147 i40e_aqc_opc_mng_laa = 0x0106, /* AQ obsolete */
148 i40e_aqc_opc_mac_address_read = 0x0107,
149 i40e_aqc_opc_mac_address_write = 0x0108,
152 i40e_aqc_opc_clear_pxe_mode = 0x0110,
154 /* internal switch commands */
155 i40e_aqc_opc_get_switch_config = 0x0200,
156 i40e_aqc_opc_add_statistics = 0x0201,
157 i40e_aqc_opc_remove_statistics = 0x0202,
158 i40e_aqc_opc_set_port_parameters = 0x0203,
159 i40e_aqc_opc_get_switch_resource_alloc = 0x0204,
161 i40e_aqc_opc_add_vsi = 0x0210,
162 i40e_aqc_opc_update_vsi_parameters = 0x0211,
163 i40e_aqc_opc_get_vsi_parameters = 0x0212,
165 i40e_aqc_opc_add_pv = 0x0220,
166 i40e_aqc_opc_update_pv_parameters = 0x0221,
167 i40e_aqc_opc_get_pv_parameters = 0x0222,
169 i40e_aqc_opc_add_veb = 0x0230,
170 i40e_aqc_opc_update_veb_parameters = 0x0231,
171 i40e_aqc_opc_get_veb_parameters = 0x0232,
173 i40e_aqc_opc_delete_element = 0x0243,
175 i40e_aqc_opc_add_macvlan = 0x0250,
176 i40e_aqc_opc_remove_macvlan = 0x0251,
177 i40e_aqc_opc_add_vlan = 0x0252,
178 i40e_aqc_opc_remove_vlan = 0x0253,
179 i40e_aqc_opc_set_vsi_promiscuous_modes = 0x0254,
180 i40e_aqc_opc_add_tag = 0x0255,
181 i40e_aqc_opc_remove_tag = 0x0256,
182 i40e_aqc_opc_add_multicast_etag = 0x0257,
183 i40e_aqc_opc_remove_multicast_etag = 0x0258,
184 i40e_aqc_opc_update_tag = 0x0259,
185 i40e_aqc_opc_add_control_packet_filter = 0x025A,
186 i40e_aqc_opc_remove_control_packet_filter = 0x025B,
187 i40e_aqc_opc_add_cloud_filters = 0x025C,
188 i40e_aqc_opc_remove_cloud_filters = 0x025D,
190 i40e_aqc_opc_add_mirror_rule = 0x0260,
191 i40e_aqc_opc_delete_mirror_rule = 0x0261,
194 i40e_aqc_opc_dcb_ignore_pfc = 0x0301,
195 i40e_aqc_opc_dcb_updated = 0x0302,
198 i40e_aqc_opc_configure_vsi_bw_limit = 0x0400,
199 i40e_aqc_opc_configure_vsi_ets_sla_bw_limit = 0x0406,
200 i40e_aqc_opc_configure_vsi_tc_bw = 0x0407,
201 i40e_aqc_opc_query_vsi_bw_config = 0x0408,
202 i40e_aqc_opc_query_vsi_ets_sla_config = 0x040A,
203 i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,
205 i40e_aqc_opc_enable_switching_comp_ets = 0x0413,
206 i40e_aqc_opc_modify_switching_comp_ets = 0x0414,
207 i40e_aqc_opc_disable_switching_comp_ets = 0x0415,
208 i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,
209 i40e_aqc_opc_configure_switching_comp_bw_config = 0x0417,
210 i40e_aqc_opc_query_switching_comp_ets_config = 0x0418,
211 i40e_aqc_opc_query_port_ets_config = 0x0419,
212 i40e_aqc_opc_query_switching_comp_bw_config = 0x041A,
213 i40e_aqc_opc_suspend_port_tx = 0x041B,
214 i40e_aqc_opc_resume_port_tx = 0x041C,
215 i40e_aqc_opc_configure_partition_bw = 0x041D,
218 i40e_aqc_opc_query_hmc_resource_profile = 0x0500,
219 i40e_aqc_opc_set_hmc_resource_profile = 0x0501,
222 i40e_aqc_opc_get_phy_abilities = 0x0600,
223 i40e_aqc_opc_set_phy_config = 0x0601,
224 i40e_aqc_opc_set_mac_config = 0x0603,
225 i40e_aqc_opc_set_link_restart_an = 0x0605,
226 i40e_aqc_opc_get_link_status = 0x0607,
227 i40e_aqc_opc_set_phy_int_mask = 0x0613,
228 i40e_aqc_opc_get_local_advt_reg = 0x0614,
229 i40e_aqc_opc_set_local_advt_reg = 0x0615,
230 i40e_aqc_opc_get_partner_advt = 0x0616,
231 i40e_aqc_opc_set_lb_modes = 0x0618,
232 i40e_aqc_opc_get_phy_wol_caps = 0x0621,
233 i40e_aqc_opc_set_phy_debug = 0x0622,
234 i40e_aqc_opc_upload_ext_phy_fm = 0x0625,
237 i40e_aqc_opc_nvm_read = 0x0701,
238 i40e_aqc_opc_nvm_erase = 0x0702,
239 i40e_aqc_opc_nvm_update = 0x0703,
240 i40e_aqc_opc_nvm_config_read = 0x0704,
241 i40e_aqc_opc_nvm_config_write = 0x0705,
243 /* virtualization commands */
244 i40e_aqc_opc_send_msg_to_pf = 0x0801,
245 i40e_aqc_opc_send_msg_to_vf = 0x0802,
246 i40e_aqc_opc_send_msg_to_peer = 0x0803,
248 /* alternate structure */
249 i40e_aqc_opc_alternate_write = 0x0900,
250 i40e_aqc_opc_alternate_write_indirect = 0x0901,
251 i40e_aqc_opc_alternate_read = 0x0902,
252 i40e_aqc_opc_alternate_read_indirect = 0x0903,
253 i40e_aqc_opc_alternate_write_done = 0x0904,
254 i40e_aqc_opc_alternate_set_mode = 0x0905,
255 i40e_aqc_opc_alternate_clear_port = 0x0906,
258 i40e_aqc_opc_lldp_get_mib = 0x0A00,
259 i40e_aqc_opc_lldp_update_mib = 0x0A01,
260 i40e_aqc_opc_lldp_add_tlv = 0x0A02,
261 i40e_aqc_opc_lldp_update_tlv = 0x0A03,
262 i40e_aqc_opc_lldp_delete_tlv = 0x0A04,
263 i40e_aqc_opc_lldp_stop = 0x0A05,
264 i40e_aqc_opc_lldp_start = 0x0A06,
265 i40e_aqc_opc_get_cee_dcb_cfg = 0x0A07,
266 i40e_aqc_opc_lldp_set_local_mib = 0x0A08,
267 i40e_aqc_opc_lldp_stop_start_spec_agent = 0x0A09,
269 /* Tunnel commands */
270 i40e_aqc_opc_add_udp_tunnel = 0x0B00,
271 i40e_aqc_opc_del_udp_tunnel = 0x0B01,
272 i40e_aqc_opc_tunnel_key_structure = 0x0B10,
275 i40e_aqc_opc_event_lan_overflow = 0x1001,
278 i40e_aqc_opc_oem_parameter_change = 0xFE00,
279 i40e_aqc_opc_oem_device_status_change = 0xFE01,
282 i40e_aqc_opc_debug_get_deviceid = 0xFF00,
283 i40e_aqc_opc_debug_set_mode = 0xFF01,
284 i40e_aqc_opc_debug_read_reg = 0xFF03,
285 i40e_aqc_opc_debug_write_reg = 0xFF04,
286 i40e_aqc_opc_debug_modify_reg = 0xFF07,
287 i40e_aqc_opc_debug_dump_internals = 0xFF08,
288 i40e_aqc_opc_debug_modify_internals = 0xFF09,
291 /* command structures and indirect data structures */
293 /* Structure naming conventions:
294 * - no suffix for direct command descriptor structures
295 * - _data for indirect sent data
296 * - _resp for indirect return data (data which is both will use _data)
297 * - _completion for direct return data
298 * - _element_ for repeated elements (may also be _data or _resp)
300 * Command structures are expected to overlay the params.raw member of the basic
301 * descriptor, and as such cannot exceed 16 bytes in length.
304 /* This macro is used to generate a compilation error if a structure
305 * is not exactly the correct length. It gives a divide by zero error if the
306 * structure is not of the correct size, otherwise it creates an enum that is
309 #define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \
310 { i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }
312 /* This macro is used extensively to ensure that command structures are 16
313 * bytes in length as they have to map to the raw array of that size.
315 #define I40E_CHECK_CMD_LENGTH(X) I40E_CHECK_STRUCT_LEN(16, X)
317 /* internal (0x00XX) commands */
319 /* Get version (direct 0x0001) */
320 struct i40e_aqc_get_version {
329 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);
331 /* Send driver version (indirect 0x0002) */
332 struct i40e_aqc_driver_version {
336 u8 driver_subbuild_ver;
342 I40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);
344 /* Queue Shutdown (direct 0x0003) */
345 struct i40e_aqc_queue_shutdown {
346 __le32 driver_unloading;
347 #define I40E_AQ_DRIVER_UNLOADING 0x1
351 I40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);
353 /* Set PF context (0x0004, direct) */
354 struct i40e_aqc_set_pf_context {
359 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);
361 /* Request resource ownership (direct 0x0008)
362 * Release resource ownership (direct 0x0009)
364 #define I40E_AQ_RESOURCE_NVM 1
365 #define I40E_AQ_RESOURCE_SDP 2
366 #define I40E_AQ_RESOURCE_ACCESS_READ 1
367 #define I40E_AQ_RESOURCE_ACCESS_WRITE 2
368 #define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 3000
369 #define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 180000
371 struct i40e_aqc_request_resource {
375 __le32 resource_number;
379 I40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);
381 /* Get function capabilities (indirect 0x000A)
382 * Get device capabilities (indirect 0x000B)
384 struct i40e_aqc_list_capabilites {
386 #define I40E_AQ_LIST_CAP_PF_INDEX_EN 1
394 I40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);
396 struct i40e_aqc_list_capabilities_element_resp {
408 #define I40E_AQ_CAP_ID_SWITCH_MODE 0x0001
409 #define I40E_AQ_CAP_ID_MNG_MODE 0x0002
410 #define I40E_AQ_CAP_ID_NPAR_ACTIVE 0x0003
411 #define I40E_AQ_CAP_ID_OS2BMC_CAP 0x0004
412 #define I40E_AQ_CAP_ID_FUNCTIONS_VALID 0x0005
413 #define I40E_AQ_CAP_ID_ALTERNATE_RAM 0x0006
414 #define I40E_AQ_CAP_ID_SRIOV 0x0012
415 #define I40E_AQ_CAP_ID_VF 0x0013
416 #define I40E_AQ_CAP_ID_VMDQ 0x0014
417 #define I40E_AQ_CAP_ID_8021QBG 0x0015
418 #define I40E_AQ_CAP_ID_8021QBR 0x0016
419 #define I40E_AQ_CAP_ID_VSI 0x0017
420 #define I40E_AQ_CAP_ID_DCB 0x0018
421 #define I40E_AQ_CAP_ID_FCOE 0x0021
422 #define I40E_AQ_CAP_ID_RSS 0x0040
423 #define I40E_AQ_CAP_ID_RXQ 0x0041
424 #define I40E_AQ_CAP_ID_TXQ 0x0042
425 #define I40E_AQ_CAP_ID_MSIX 0x0043
426 #define I40E_AQ_CAP_ID_VF_MSIX 0x0044
427 #define I40E_AQ_CAP_ID_FLOW_DIRECTOR 0x0045
428 #define I40E_AQ_CAP_ID_1588 0x0046
429 #define I40E_AQ_CAP_ID_IWARP 0x0051
430 #define I40E_AQ_CAP_ID_LED 0x0061
431 #define I40E_AQ_CAP_ID_SDP 0x0062
432 #define I40E_AQ_CAP_ID_MDIO 0x0063
433 #define I40E_AQ_CAP_ID_FLEX10 0x00F1
434 #define I40E_AQ_CAP_ID_CEM 0x00F2
436 /* Set CPPM Configuration (direct 0x0103) */
437 struct i40e_aqc_cppm_configuration {
438 __le16 command_flags;
439 #define I40E_AQ_CPPM_EN_LTRC 0x0800
440 #define I40E_AQ_CPPM_EN_DMCTH 0x1000
441 #define I40E_AQ_CPPM_EN_DMCTLX 0x2000
442 #define I40E_AQ_CPPM_EN_HPTC 0x4000
443 #define I40E_AQ_CPPM_EN_DMARC 0x8000
452 I40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);
454 /* Set ARP Proxy command / response (indirect 0x0104) */
455 struct i40e_aqc_arp_proxy_data {
456 __le16 command_flags;
457 #define I40E_AQ_ARP_INIT_IPV4 0x0008
458 #define I40E_AQ_ARP_UNSUP_CTL 0x0010
459 #define I40E_AQ_ARP_ENA 0x0020
460 #define I40E_AQ_ARP_ADD_IPV4 0x0040
461 #define I40E_AQ_ARP_DEL_IPV4 0x0080
468 /* Set NS Proxy Table Entry Command (indirect 0x0105) */
469 struct i40e_aqc_ns_proxy_data {
470 __le16 table_idx_mac_addr_0;
471 __le16 table_idx_mac_addr_1;
472 __le16 table_idx_ipv6_0;
473 __le16 table_idx_ipv6_1;
475 #define I40E_AQ_NS_PROXY_ADD_0 0x0100
476 #define I40E_AQ_NS_PROXY_DEL_0 0x0200
477 #define I40E_AQ_NS_PROXY_ADD_1 0x0400
478 #define I40E_AQ_NS_PROXY_DEL_1 0x0800
479 #define I40E_AQ_NS_PROXY_ADD_IPV6_0 0x1000
480 #define I40E_AQ_NS_PROXY_DEL_IPV6_0 0x2000
481 #define I40E_AQ_NS_PROXY_ADD_IPV6_1 0x4000
482 #define I40E_AQ_NS_PROXY_DEL_IPV6_1 0x8000
483 #define I40E_AQ_NS_PROXY_COMMAND_SEQ 0x0001
484 #define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 0x0002
485 #define I40E_AQ_NS_PROXY_INIT_MAC_TBL 0x0004
488 u8 local_mac_addr[6];
489 u8 ipv6_addr_0[16]; /* Warning! spec specifies BE byte order */
493 /* Manage LAA Command (0x0106) - obsolete */
494 struct i40e_aqc_mng_laa {
495 __le16 command_flags;
496 #define I40E_AQ_LAA_FLAG_WR 0x8000
503 /* Manage MAC Address Read Command (indirect 0x0107) */
504 struct i40e_aqc_mac_address_read {
505 __le16 command_flags;
506 #define I40E_AQC_LAN_ADDR_VALID 0x10
507 #define I40E_AQC_SAN_ADDR_VALID 0x20
508 #define I40E_AQC_PORT_ADDR_VALID 0x40
509 #define I40E_AQC_WOL_ADDR_VALID 0x80
510 #define I40E_AQC_ADDR_VALID_MASK 0xf0
516 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);
518 struct i40e_aqc_mac_address_read_data {
525 I40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);
527 /* Manage MAC Address Write Command (0x0108) */
528 struct i40e_aqc_mac_address_write {
529 __le16 command_flags;
530 #define I40E_AQC_WRITE_TYPE_LAA_ONLY 0x0000
531 #define I40E_AQC_WRITE_TYPE_LAA_WOL 0x4000
532 #define I40E_AQC_WRITE_TYPE_PORT 0x8000
533 #define I40E_AQC_WRITE_TYPE_MASK 0xc000
539 I40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);
541 /* PXE commands (0x011x) */
543 /* Clear PXE Command and response (direct 0x0110) */
544 struct i40e_aqc_clear_pxe {
549 I40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);
551 /* Switch configuration commands (0x02xx) */
553 /* Used by many indirect commands that only pass an seid and a buffer in the
556 struct i40e_aqc_switch_seid {
563 I40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);
565 /* Get Switch Configuration command (indirect 0x0200)
566 * uses i40e_aqc_switch_seid for the descriptor
568 struct i40e_aqc_get_switch_config_header_resp {
574 struct i40e_aqc_switch_config_element_resp {
576 #define I40E_AQ_SW_ELEM_TYPE_MAC 1
577 #define I40E_AQ_SW_ELEM_TYPE_PF 2
578 #define I40E_AQ_SW_ELEM_TYPE_VF 3
579 #define I40E_AQ_SW_ELEM_TYPE_EMP 4
580 #define I40E_AQ_SW_ELEM_TYPE_BMC 5
581 #define I40E_AQ_SW_ELEM_TYPE_PV 16
582 #define I40E_AQ_SW_ELEM_TYPE_VEB 17
583 #define I40E_AQ_SW_ELEM_TYPE_PA 18
584 #define I40E_AQ_SW_ELEM_TYPE_VSI 19
586 #define I40E_AQ_SW_ELEM_REV_1 1
589 __le16 downlink_seid;
592 #define I40E_AQ_CONN_TYPE_REGULAR 0x1
593 #define I40E_AQ_CONN_TYPE_DEFAULT 0x2
594 #define I40E_AQ_CONN_TYPE_CASCADED 0x3
599 /* Get Switch Configuration (indirect 0x0200)
600 * an array of elements are returned in the response buffer
601 * the first in the array is the header, remainder are elements
603 struct i40e_aqc_get_switch_config_resp {
604 struct i40e_aqc_get_switch_config_header_resp header;
605 struct i40e_aqc_switch_config_element_resp element[1];
608 /* Add Statistics (direct 0x0201)
609 * Remove Statistics (direct 0x0202)
611 struct i40e_aqc_add_remove_statistics {
618 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);
620 /* Set Port Parameters command (direct 0x0203) */
621 struct i40e_aqc_set_port_parameters {
622 __le16 command_flags;
623 #define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 1
624 #define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 2 /* must set! */
625 #define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 4
626 __le16 bad_frame_vsi;
627 __le16 default_seid; /* reserved for command */
631 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);
633 /* Get Switch Resource Allocation (indirect 0x0204) */
634 struct i40e_aqc_get_switch_resource_alloc {
635 u8 num_entries; /* reserved for command */
641 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);
643 /* expect an array of these structs in the response buffer */
644 struct i40e_aqc_switch_resource_alloc_element_resp {
646 #define I40E_AQ_RESOURCE_TYPE_VEB 0x0
647 #define I40E_AQ_RESOURCE_TYPE_VSI 0x1
648 #define I40E_AQ_RESOURCE_TYPE_MACADDR 0x2
649 #define I40E_AQ_RESOURCE_TYPE_STAG 0x3
650 #define I40E_AQ_RESOURCE_TYPE_ETAG 0x4
651 #define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 0x5
652 #define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 0x6
653 #define I40E_AQ_RESOURCE_TYPE_VLAN 0x7
654 #define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 0x8
655 #define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 0x9
656 #define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 0xA
657 #define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 0xB
658 #define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 0xC
659 #define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 0xD
660 #define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 0xF
661 #define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 0x10
662 #define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 0x11
663 #define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 0x12
664 #define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 0x13
669 __le16 total_unalloced;
673 /* Add VSI (indirect 0x0210)
674 * this indirect command uses struct i40e_aqc_vsi_properties_data
675 * as the indirect buffer (128 bytes)
677 * Update VSI (indirect 0x211)
678 * uses the same data structure as Add VSI
680 * Get VSI (indirect 0x0212)
681 * uses the same completion and data structure as Add VSI
683 struct i40e_aqc_add_get_update_vsi {
686 #define I40E_AQ_VSI_CONN_TYPE_NORMAL 0x1
687 #define I40E_AQ_VSI_CONN_TYPE_DEFAULT 0x2
688 #define I40E_AQ_VSI_CONN_TYPE_CASCADED 0x3
693 #define I40E_AQ_VSI_TYPE_SHIFT 0x0
694 #define I40E_AQ_VSI_TYPE_MASK (0x3 << I40E_AQ_VSI_TYPE_SHIFT)
695 #define I40E_AQ_VSI_TYPE_VF 0x0
696 #define I40E_AQ_VSI_TYPE_VMDQ2 0x1
697 #define I40E_AQ_VSI_TYPE_PF 0x2
698 #define I40E_AQ_VSI_TYPE_EMP_MNG 0x3
699 #define I40E_AQ_VSI_FLAG_CASCADED_PV 0x4
704 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);
706 struct i40e_aqc_add_get_update_vsi_completion {
715 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);
717 struct i40e_aqc_vsi_properties_data {
718 /* first 96 byte are written by SW */
719 __le16 valid_sections;
720 #define I40E_AQ_VSI_PROP_SWITCH_VALID 0x0001
721 #define I40E_AQ_VSI_PROP_SECURITY_VALID 0x0002
722 #define I40E_AQ_VSI_PROP_VLAN_VALID 0x0004
723 #define I40E_AQ_VSI_PROP_CAS_PV_VALID 0x0008
724 #define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 0x0010
725 #define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 0x0020
726 #define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 0x0040
727 #define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 0x0080
728 #define I40E_AQ_VSI_PROP_OUTER_UP_VALID 0x0100
729 #define I40E_AQ_VSI_PROP_SCHED_VALID 0x0200
731 __le16 switch_id; /* 12bit id combined with flags below */
732 #define I40E_AQ_VSI_SW_ID_SHIFT 0x0000
733 #define I40E_AQ_VSI_SW_ID_MASK (0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)
734 #define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 0x1000
735 #define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 0x2000
736 #define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 0x4000
738 /* security section */
740 #define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 0x01
741 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 0x02
742 #define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 0x04
745 __le16 pvid; /* VLANS include priority bits */
748 #define I40E_AQ_VSI_PVLAN_MODE_SHIFT 0x00
749 #define I40E_AQ_VSI_PVLAN_MODE_MASK (0x03 << \
750 I40E_AQ_VSI_PVLAN_MODE_SHIFT)
751 #define I40E_AQ_VSI_PVLAN_MODE_TAGGED 0x01
752 #define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 0x02
753 #define I40E_AQ_VSI_PVLAN_MODE_ALL 0x03
754 #define I40E_AQ_VSI_PVLAN_INSERT_PVID 0x04
755 #define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 0x03
756 #define I40E_AQ_VSI_PVLAN_EMOD_MASK (0x3 << \
757 I40E_AQ_VSI_PVLAN_EMOD_SHIFT)
758 #define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 0x0
759 #define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 0x08
760 #define I40E_AQ_VSI_PVLAN_EMOD_STR 0x10
761 #define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 0x18
762 u8 pvlan_reserved[3];
763 /* ingress egress up sections */
764 __le32 ingress_table; /* bitmap, 3 bits per up */
765 #define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 0
766 #define I40E_AQ_VSI_UP_TABLE_UP0_MASK (0x7 << \
767 I40E_AQ_VSI_UP_TABLE_UP0_SHIFT)
768 #define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 3
769 #define I40E_AQ_VSI_UP_TABLE_UP1_MASK (0x7 << \
770 I40E_AQ_VSI_UP_TABLE_UP1_SHIFT)
771 #define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 6
772 #define I40E_AQ_VSI_UP_TABLE_UP2_MASK (0x7 << \
773 I40E_AQ_VSI_UP_TABLE_UP2_SHIFT)
774 #define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 9
775 #define I40E_AQ_VSI_UP_TABLE_UP3_MASK (0x7 << \
776 I40E_AQ_VSI_UP_TABLE_UP3_SHIFT)
777 #define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 12
778 #define I40E_AQ_VSI_UP_TABLE_UP4_MASK (0x7 << \
779 I40E_AQ_VSI_UP_TABLE_UP4_SHIFT)
780 #define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 15
781 #define I40E_AQ_VSI_UP_TABLE_UP5_MASK (0x7 << \
782 I40E_AQ_VSI_UP_TABLE_UP5_SHIFT)
783 #define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 18
784 #define I40E_AQ_VSI_UP_TABLE_UP6_MASK (0x7 << \
785 I40E_AQ_VSI_UP_TABLE_UP6_SHIFT)
786 #define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 21
787 #define I40E_AQ_VSI_UP_TABLE_UP7_MASK (0x7 << \
788 I40E_AQ_VSI_UP_TABLE_UP7_SHIFT)
789 __le32 egress_table; /* same defines as for ingress table */
790 /* cascaded PV section */
793 #define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 0x00
794 #define I40E_AQ_VSI_CAS_PV_TAGX_MASK (0x03 << \
795 I40E_AQ_VSI_CAS_PV_TAGX_SHIFT)
796 #define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 0x00
797 #define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 0x01
798 #define I40E_AQ_VSI_CAS_PV_TAGX_COPY 0x02
799 #define I40E_AQ_VSI_CAS_PV_INSERT_TAG 0x10
800 #define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 0x20
801 #define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 0x40
803 /* queue mapping section */
804 __le16 mapping_flags;
805 #define I40E_AQ_VSI_QUE_MAP_CONTIG 0x0
806 #define I40E_AQ_VSI_QUE_MAP_NONCONTIG 0x1
807 __le16 queue_mapping[16];
808 #define I40E_AQ_VSI_QUEUE_SHIFT 0x0
809 #define I40E_AQ_VSI_QUEUE_MASK (0x7FF << I40E_AQ_VSI_QUEUE_SHIFT)
810 __le16 tc_mapping[8];
811 #define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 0
812 #define I40E_AQ_VSI_TC_QUE_OFFSET_MASK (0x1FF << \
813 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT)
814 #define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 9
815 #define I40E_AQ_VSI_TC_QUE_NUMBER_MASK (0x7 << \
816 I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT)
817 /* queueing option section */
818 u8 queueing_opt_flags;
819 #define I40E_AQ_VSI_QUE_OPT_TCP_ENA 0x10
820 #define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 0x20
821 u8 queueing_opt_reserved[3];
822 /* scheduler section */
825 /* outer up section */
826 __le32 outer_up_table; /* same structure and defines as ingress table */
828 /* last 32 bytes are written by FW */
830 #define I40E_AQ_VSI_QS_HANDLE_INVALID 0xFFFF
831 __le16 stat_counter_idx;
833 u8 resp_reserved[12];
836 I40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);
838 /* Add Port Virtualizer (direct 0x0220)
839 * also used for update PV (direct 0x0221) but only flags are used
840 * (IS_CTRL_PORT only works on add PV)
842 struct i40e_aqc_add_update_pv {
843 __le16 command_flags;
844 #define I40E_AQC_PV_FLAG_PV_TYPE 0x1
845 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 0x2
846 #define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 0x4
847 #define I40E_AQC_PV_FLAG_IS_CTRL_PORT 0x8
849 __le16 connected_seid;
853 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);
855 struct i40e_aqc_add_update_pv_completion {
856 /* reserved for update; for add also encodes error if rc == ENOSPC */
858 #define I40E_AQC_PV_ERR_FLAG_NO_PV 0x1
859 #define I40E_AQC_PV_ERR_FLAG_NO_SCHED 0x2
860 #define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 0x4
861 #define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 0x8
865 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);
867 /* Get PV Params (direct 0x0222)
868 * uses i40e_aqc_switch_seid for the descriptor
871 struct i40e_aqc_get_pv_params_completion {
874 __le16 pv_flags; /* same flags as add_pv */
875 #define I40E_AQC_GET_PV_PV_TYPE 0x1
876 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 0x2
877 #define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 0x4
879 __le16 default_port_seid;
882 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);
884 /* Add VEB (direct 0x0230) */
885 struct i40e_aqc_add_veb {
887 __le16 downlink_seid;
889 #define I40E_AQC_ADD_VEB_FLOATING 0x1
890 #define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 1
891 #define I40E_AQC_ADD_VEB_PORT_TYPE_MASK (0x3 << \
892 I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT)
893 #define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 0x2
894 #define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 0x4
895 #define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 0x8
900 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);
902 struct i40e_aqc_add_veb_completion {
905 /* also encodes error if rc == ENOSPC; codes are the same as add_pv */
907 #define I40E_AQC_VEB_ERR_FLAG_NO_VEB 0x1
908 #define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 0x2
909 #define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 0x4
910 #define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 0x8
911 __le16 statistic_index;
916 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);
918 /* Get VEB Parameters (direct 0x0232)
919 * uses i40e_aqc_switch_seid for the descriptor
921 struct i40e_aqc_get_veb_parameters_completion {
924 __le16 veb_flags; /* only the first/last flags from 0x0230 is valid */
925 __le16 statistic_index;
931 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);
933 /* Delete Element (direct 0x0243)
934 * uses the generic i40e_aqc_switch_seid
937 /* Add MAC-VLAN (indirect 0x0250) */
939 /* used for the command for most vlan commands */
940 struct i40e_aqc_macvlan {
941 __le16 num_addresses;
943 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 0
944 #define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK (0x3FF << \
945 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
946 #define I40E_AQC_MACVLAN_CMD_SEID_VALID 0x8000
951 I40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);
953 /* indirect data for command and response */
954 struct i40e_aqc_add_macvlan_element_data {
958 #define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 0x0001
959 #define I40E_AQC_MACVLAN_ADD_HASH_MATCH 0x0002
960 #define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 0x0004
961 #define I40E_AQC_MACVLAN_ADD_TO_QUEUE 0x0008
963 #define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 0
964 #define I40E_AQC_MACVLAN_CMD_QUEUE_MASK (0x7FF << \
965 I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT)
966 /* response section */
968 #define I40E_AQC_MM_PERFECT_MATCH 0x01
969 #define I40E_AQC_MM_HASH_MATCH 0x02
970 #define I40E_AQC_MM_ERR_NO_RES 0xFF
974 struct i40e_aqc_add_remove_macvlan_completion {
975 __le16 perfect_mac_used;
976 __le16 perfect_mac_free;
977 __le16 unicast_hash_free;
978 __le16 multicast_hash_free;
983 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);
985 /* Remove MAC-VLAN (indirect 0x0251)
986 * uses i40e_aqc_macvlan for the descriptor
987 * data points to an array of num_addresses of elements
990 struct i40e_aqc_remove_macvlan_element_data {
994 #define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 0x01
995 #define I40E_AQC_MACVLAN_DEL_HASH_MATCH 0x02
996 #define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 0x08
997 #define I40E_AQC_MACVLAN_DEL_ALL_VSIS 0x10
1001 #define I40E_AQC_REMOVE_MACVLAN_SUCCESS 0x0
1002 #define I40E_AQC_REMOVE_MACVLAN_FAIL 0xFF
1003 u8 reply_reserved[3];
1006 /* Add VLAN (indirect 0x0252)
1007 * Remove VLAN (indirect 0x0253)
1008 * use the generic i40e_aqc_macvlan for the command
1010 struct i40e_aqc_add_remove_vlan_element_data {
1013 /* flags for add VLAN */
1014 #define I40E_AQC_ADD_VLAN_LOCAL 0x1
1015 #define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1
1016 #define I40E_AQC_ADD_PVLAN_TYPE_MASK (0x3 << I40E_AQC_ADD_PVLAN_TYPE_SHIFT)
1017 #define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 0x0
1018 #define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 0x2
1019 #define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 0x4
1020 #define I40E_AQC_VLAN_PTYPE_SHIFT 3
1021 #define I40E_AQC_VLAN_PTYPE_MASK (0x3 << I40E_AQC_VLAN_PTYPE_SHIFT)
1022 #define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 0x0
1023 #define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 0x8
1024 #define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 0x10
1025 #define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 0x18
1026 /* flags for remove VLAN */
1027 #define I40E_AQC_REMOVE_VLAN_ALL 0x1
1030 /* flags for add VLAN */
1031 #define I40E_AQC_ADD_VLAN_SUCCESS 0x0
1032 #define I40E_AQC_ADD_VLAN_FAIL_REQUEST 0xFE
1033 #define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 0xFF
1034 /* flags for remove VLAN */
1035 #define I40E_AQC_REMOVE_VLAN_SUCCESS 0x0
1036 #define I40E_AQC_REMOVE_VLAN_FAIL 0xFF
1040 struct i40e_aqc_add_remove_vlan_completion {
1048 /* Set VSI Promiscuous Modes (direct 0x0254) */
1049 struct i40e_aqc_set_vsi_promiscuous_modes {
1050 __le16 promiscuous_flags;
1052 /* flags used for both fields above */
1053 #define I40E_AQC_SET_VSI_PROMISC_UNICAST 0x01
1054 #define I40E_AQC_SET_VSI_PROMISC_MULTICAST 0x02
1055 #define I40E_AQC_SET_VSI_PROMISC_BROADCAST 0x04
1056 #define I40E_AQC_SET_VSI_DEFAULT 0x08
1057 #define I40E_AQC_SET_VSI_PROMISC_VLAN 0x10
1059 #define I40E_AQC_VSI_PROM_CMD_SEID_MASK 0x3FF
1061 #define I40E_AQC_SET_VSI_VLAN_VALID 0x8000
1065 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);
1067 /* Add S/E-tag command (direct 0x0255)
1068 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1070 struct i40e_aqc_add_tag {
1072 #define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 0x0001
1074 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 0
1075 #define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1076 I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT)
1078 __le16 queue_number;
1082 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);
1084 struct i40e_aqc_add_remove_tag_completion {
1090 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);
1092 /* Remove S/E-tag command (direct 0x0256)
1093 * Uses generic i40e_aqc_add_remove_tag_completion for completion
1095 struct i40e_aqc_remove_tag {
1097 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 0
1098 #define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1099 I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT)
1104 /* Add multicast E-Tag (direct 0x0257)
1105 * del multicast E-Tag (direct 0x0258) only uses pv_seid and etag fields
1106 * and no external data
1108 struct i40e_aqc_add_remove_mcast_etag {
1111 u8 num_unicast_etags;
1113 __le32 addr_high; /* address of array of 2-byte s-tags */
1117 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);
1119 struct i40e_aqc_add_remove_mcast_etag_completion {
1121 __le16 mcast_etags_used;
1122 __le16 mcast_etags_free;
1128 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);
1130 /* Update S/E-Tag (direct 0x0259) */
1131 struct i40e_aqc_update_tag {
1133 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 0
1134 #define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK (0x3FF << \
1135 I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT)
1141 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);
1143 struct i40e_aqc_update_tag_completion {
1149 I40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);
1151 /* Add Control Packet filter (direct 0x025A)
1152 * Remove Control Packet filter (direct 0x025B)
1153 * uses the i40e_aqc_add_oveb_cloud,
1154 * and the generic direct completion structure
1156 struct i40e_aqc_add_remove_control_packet_filter {
1160 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 0x0001
1161 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 0x0002
1162 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 0x0004
1163 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 0x0008
1164 #define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 0x0000
1166 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 0
1167 #define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK (0x3FF << \
1168 I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT)
1173 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);
1175 struct i40e_aqc_add_remove_control_packet_filter_completion {
1176 __le16 mac_etype_used;
1178 __le16 mac_etype_free;
1183 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);
1185 /* Add Cloud filters (indirect 0x025C)
1186 * Remove Cloud filters (indirect 0x025D)
1187 * uses the i40e_aqc_add_remove_cloud_filters,
1188 * and the generic indirect completion structure
1190 struct i40e_aqc_add_remove_cloud_filters {
1194 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 0
1195 #define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK (0x3FF << \
1196 I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT)
1202 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);
1204 struct i40e_aqc_add_remove_cloud_filters_element_data {
1218 #define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 0
1219 #define I40E_AQC_ADD_CLOUD_FILTER_MASK (0x3F << \
1220 I40E_AQC_ADD_CLOUD_FILTER_SHIFT)
1221 /* 0x0000 reserved */
1222 #define I40E_AQC_ADD_CLOUD_FILTER_OIP 0x0001
1223 /* 0x0002 reserved */
1224 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 0x0003
1225 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 0x0004
1226 /* 0x0005 reserved */
1227 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 0x0006
1228 /* 0x0007 reserved */
1229 /* 0x0008 reserved */
1230 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC 0x0009
1231 #define I40E_AQC_ADD_CLOUD_FILTER_IMAC 0x000A
1232 #define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 0x000B
1233 #define I40E_AQC_ADD_CLOUD_FILTER_IIP 0x000C
1235 #define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 0x0080
1236 #define I40E_AQC_ADD_CLOUD_VNK_SHIFT 6
1237 #define I40E_AQC_ADD_CLOUD_VNK_MASK 0x00C0
1238 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 0
1239 #define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 0x0100
1241 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 9
1242 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 0x1E00
1243 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_XVLAN 0
1244 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1
1245 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_NGE 2
1246 #define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 3
1250 __le16 queue_number;
1251 #define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 0
1252 #define I40E_AQC_ADD_CLOUD_QUEUE_MASK (0x3F << \
1253 I40E_AQC_ADD_CLOUD_QUEUE_SHIFT)
1255 /* response section */
1256 u8 allocation_result;
1257 #define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 0x0
1258 #define I40E_AQC_ADD_CLOUD_FILTER_FAIL 0xFF
1259 u8 response_reserved[7];
1262 struct i40e_aqc_remove_cloud_filters_completion {
1263 __le16 perfect_ovlan_used;
1264 __le16 perfect_ovlan_free;
1271 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);
1273 /* Add Mirror Rule (indirect or direct 0x0260)
1274 * Delete Mirror Rule (indirect or direct 0x0261)
1275 * note: some rule types (4,5) do not use an external buffer.
1276 * take care to set the flags correctly.
1278 struct i40e_aqc_add_delete_mirror_rule {
1281 #define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 0
1282 #define I40E_AQC_MIRROR_RULE_TYPE_MASK (0x7 << \
1283 I40E_AQC_MIRROR_RULE_TYPE_SHIFT)
1284 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1
1285 #define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 2
1286 #define I40E_AQC_MIRROR_RULE_TYPE_VLAN 3
1287 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 4
1288 #define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 5
1290 __le16 destination; /* VSI for add, rule id for delete */
1291 __le32 addr_high; /* address of array of 2-byte VSI or VLAN ids */
1295 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);
1297 struct i40e_aqc_add_delete_mirror_rule_completion {
1299 __le16 rule_id; /* only used on add */
1300 __le16 mirror_rules_used;
1301 __le16 mirror_rules_free;
1306 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);
1310 /* PFC Ignore (direct 0x0301)
1311 * the command and response use the same descriptor structure
1313 struct i40e_aqc_pfc_ignore {
1315 u8 command_flags; /* unused on response */
1316 #define I40E_AQC_PFC_IGNORE_SET 0x80
1317 #define I40E_AQC_PFC_IGNORE_CLEAR 0x0
1321 I40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);
1323 /* DCB Update (direct 0x0302) uses the i40e_aq_desc structure
1324 * with no parameters
1327 /* TX scheduler 0x04xx */
1329 /* Almost all the indirect commands use
1330 * this generic struct to pass the SEID in param0
1332 struct i40e_aqc_tx_sched_ind {
1339 I40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);
1341 /* Several commands respond with a set of queue set handles */
1342 struct i40e_aqc_qs_handles_resp {
1343 __le16 qs_handles[8];
1346 /* Configure VSI BW limits (direct 0x0400) */
1347 struct i40e_aqc_configure_vsi_bw_limit {
1352 u8 max_credit; /* 0-3, limit = 2^max */
1356 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);
1358 /* Configure VSI Bandwidth Limit per Traffic Type (indirect 0x0406)
1359 * responds with i40e_aqc_qs_handles_resp
1361 struct i40e_aqc_configure_vsi_ets_sla_bw_data {
1364 __le16 tc_bw_credits[8]; /* FW writesback QS handles here */
1366 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1367 __le16 tc_bw_max[2];
1371 /* Configure VSI Bandwidth Allocation per Traffic Type (indirect 0x0407)
1372 * responds with i40e_aqc_qs_handles_resp
1374 struct i40e_aqc_configure_vsi_tc_bw_data {
1377 u8 tc_bw_credits[8];
1379 __le16 qs_handles[8];
1382 /* Query vsi bw configuration (indirect 0x0408) */
1383 struct i40e_aqc_query_vsi_bw_config_resp {
1385 u8 tc_suspended_bits;
1387 __le16 qs_handles[8];
1389 __le16 port_bw_limit;
1391 u8 max_bw; /* 0-3, limit = 2^max */
1395 /* Query VSI Bandwidth Allocation per Traffic Type (indirect 0x040A) */
1396 struct i40e_aqc_query_vsi_ets_sla_config_resp {
1399 u8 share_credits[8];
1402 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1403 __le16 tc_bw_max[2];
1406 /* Configure Switching Component Bandwidth Limit (direct 0x0410) */
1407 struct i40e_aqc_configure_switching_comp_bw_limit {
1412 u8 max_bw; /* 0-3, limit = 2^max */
1416 I40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);
1418 /* Enable Physical Port ETS (indirect 0x0413)
1419 * Modify Physical Port ETS (indirect 0x0414)
1420 * Disable Physical Port ETS (indirect 0x0415)
1422 struct i40e_aqc_configure_switching_comp_ets_data {
1426 #define I40E_AQ_ETS_SEEPAGE_EN_MASK 0x1
1427 u8 tc_strict_priority_flags;
1429 u8 tc_bw_share_credits[8];
1433 /* Configure Switching Component Bandwidth Limits per Tc (indirect 0x0416) */
1434 struct i40e_aqc_configure_switching_comp_ets_bw_limit_data {
1437 __le16 tc_bw_credit[8];
1439 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1440 __le16 tc_bw_max[2];
1444 /* Configure Switching Component Bandwidth Allocation per Tc
1447 struct i40e_aqc_configure_switching_comp_bw_config_data {
1450 u8 absolute_credits; /* bool */
1451 u8 tc_bw_share_credits[8];
1455 /* Query Switching Component Configuration (indirect 0x0418) */
1456 struct i40e_aqc_query_switching_comp_ets_config_resp {
1459 __le16 port_bw_limit;
1461 u8 tc_bw_max; /* 0-3, limit = 2^max */
1465 /* Query PhysicalPort ETS Configuration (indirect 0x0419) */
1466 struct i40e_aqc_query_port_ets_config_resp {
1470 u8 tc_strict_priority_bits;
1472 u8 tc_bw_share_credits[8];
1473 __le16 tc_bw_limits[8];
1475 /* 4 bits per tc 0-7, 4th bit reserved, limit = 2^max */
1476 __le16 tc_bw_max[2];
1480 /* Query Switching Component Bandwidth Allocation per Traffic Type
1483 struct i40e_aqc_query_switching_comp_bw_config_resp {
1486 u8 absolute_credits_enable; /* bool */
1487 u8 tc_bw_share_credits[8];
1488 __le16 tc_bw_limits[8];
1490 /* 4 bits per tc 0-7, 4th bit is reserved, limit = 2^max */
1491 __le16 tc_bw_max[2];
1494 /* Suspend/resume port TX traffic
1495 * (direct 0x041B and 0x041C) uses the generic SEID struct
1498 /* Configure partition BW
1501 struct i40e_aqc_configure_partition_bw_data {
1502 __le16 pf_valid_bits;
1503 u8 min_bw[16]; /* guaranteed bandwidth */
1504 u8 max_bw[16]; /* bandwidth limit */
1507 /* Get and set the active HMC resource profile and status.
1508 * (direct 0x0500) and (direct 0x0501)
1510 struct i40e_aq_get_set_hmc_resource_profile {
1516 I40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);
1518 enum i40e_aq_hmc_profile {
1519 /* I40E_HMC_PROFILE_NO_CHANGE = 0, reserved */
1520 I40E_HMC_PROFILE_DEFAULT = 1,
1521 I40E_HMC_PROFILE_FAVOR_VF = 2,
1522 I40E_HMC_PROFILE_EQUAL = 3,
1525 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_PM_MASK 0xF
1526 #define I40E_AQ_GET_HMC_RESOURCE_PROFILE_COUNT_MASK 0x3F
1528 /* Get PHY Abilities (indirect 0x0600) uses the generic indirect struct */
1530 /* set in param0 for get phy abilities to report qualified modules */
1531 #define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 0x0001
1532 #define I40E_AQ_PHY_REPORT_INITIAL_VALUES 0x0002
1534 enum i40e_aq_phy_type {
1535 I40E_PHY_TYPE_SGMII = 0x0,
1536 I40E_PHY_TYPE_1000BASE_KX = 0x1,
1537 I40E_PHY_TYPE_10GBASE_KX4 = 0x2,
1538 I40E_PHY_TYPE_10GBASE_KR = 0x3,
1539 I40E_PHY_TYPE_40GBASE_KR4 = 0x4,
1540 I40E_PHY_TYPE_XAUI = 0x5,
1541 I40E_PHY_TYPE_XFI = 0x6,
1542 I40E_PHY_TYPE_SFI = 0x7,
1543 I40E_PHY_TYPE_XLAUI = 0x8,
1544 I40E_PHY_TYPE_XLPPI = 0x9,
1545 I40E_PHY_TYPE_40GBASE_CR4_CU = 0xA,
1546 I40E_PHY_TYPE_10GBASE_CR1_CU = 0xB,
1547 I40E_PHY_TYPE_10GBASE_AOC = 0xC,
1548 I40E_PHY_TYPE_40GBASE_AOC = 0xD,
1549 I40E_PHY_TYPE_100BASE_TX = 0x11,
1550 I40E_PHY_TYPE_1000BASE_T = 0x12,
1551 I40E_PHY_TYPE_10GBASE_T = 0x13,
1552 I40E_PHY_TYPE_10GBASE_SR = 0x14,
1553 I40E_PHY_TYPE_10GBASE_LR = 0x15,
1554 I40E_PHY_TYPE_10GBASE_SFPP_CU = 0x16,
1555 I40E_PHY_TYPE_10GBASE_CR1 = 0x17,
1556 I40E_PHY_TYPE_40GBASE_CR4 = 0x18,
1557 I40E_PHY_TYPE_40GBASE_SR4 = 0x19,
1558 I40E_PHY_TYPE_40GBASE_LR4 = 0x1A,
1559 I40E_PHY_TYPE_1000BASE_SX = 0x1B,
1560 I40E_PHY_TYPE_1000BASE_LX = 0x1C,
1561 I40E_PHY_TYPE_1000BASE_T_OPTICAL = 0x1D,
1562 I40E_PHY_TYPE_20GBASE_KR2 = 0x1E,
1566 #define I40E_LINK_SPEED_100MB_SHIFT 0x1
1567 #define I40E_LINK_SPEED_1000MB_SHIFT 0x2
1568 #define I40E_LINK_SPEED_10GB_SHIFT 0x3
1569 #define I40E_LINK_SPEED_40GB_SHIFT 0x4
1570 #define I40E_LINK_SPEED_20GB_SHIFT 0x5
1572 enum i40e_aq_link_speed {
1573 I40E_LINK_SPEED_UNKNOWN = 0,
1574 I40E_LINK_SPEED_100MB = (1 << I40E_LINK_SPEED_100MB_SHIFT),
1575 I40E_LINK_SPEED_1GB = (1 << I40E_LINK_SPEED_1000MB_SHIFT),
1576 I40E_LINK_SPEED_10GB = (1 << I40E_LINK_SPEED_10GB_SHIFT),
1577 I40E_LINK_SPEED_40GB = (1 << I40E_LINK_SPEED_40GB_SHIFT),
1578 I40E_LINK_SPEED_20GB = (1 << I40E_LINK_SPEED_20GB_SHIFT)
1581 struct i40e_aqc_module_desc {
1589 struct i40e_aq_get_phy_abilities_resp {
1590 __le32 phy_type; /* bitmap using the above enum for offsets */
1591 u8 link_speed; /* bitmap using the above enum bit patterns */
1593 #define I40E_AQ_PHY_FLAG_PAUSE_TX 0x01
1594 #define I40E_AQ_PHY_FLAG_PAUSE_RX 0x02
1595 #define I40E_AQ_PHY_FLAG_LOW_POWER 0x04
1596 #define I40E_AQ_PHY_LINK_ENABLED 0x08
1597 #define I40E_AQ_PHY_AN_ENABLED 0x10
1598 #define I40E_AQ_PHY_FLAG_MODULE_QUAL 0x20
1599 __le16 eee_capability;
1600 #define I40E_AQ_EEE_100BASE_TX 0x0002
1601 #define I40E_AQ_EEE_1000BASE_T 0x0004
1602 #define I40E_AQ_EEE_10GBASE_T 0x0008
1603 #define I40E_AQ_EEE_1000BASE_KX 0x0010
1604 #define I40E_AQ_EEE_10GBASE_KX4 0x0020
1605 #define I40E_AQ_EEE_10GBASE_KR 0x0040
1608 #define I40E_AQ_SET_PHY_D3_LPAN_ENA 0x01
1612 u8 qualified_module_count;
1613 #define I40E_AQ_PHY_MAX_QMS 16
1614 struct i40e_aqc_module_desc qualified_module[I40E_AQ_PHY_MAX_QMS];
1617 /* Set PHY Config (direct 0x0601) */
1618 struct i40e_aq_set_phy_config { /* same bits as above in all */
1622 /* bits 0-2 use the values from get_phy_abilities_resp */
1623 #define I40E_AQ_PHY_ENABLE_LINK 0x08
1624 #define I40E_AQ_PHY_ENABLE_AN 0x10
1625 #define I40E_AQ_PHY_ENABLE_ATOMIC_LINK 0x20
1626 __le16 eee_capability;
1632 I40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);
1634 /* Set MAC Config command data structure (direct 0x0603) */
1635 struct i40e_aq_set_mac_config {
1636 __le16 max_frame_size;
1638 #define I40E_AQ_SET_MAC_CONFIG_CRC_EN 0x04
1639 #define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 0x78
1640 #define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 3
1641 #define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 0x0
1642 #define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 0xF
1643 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 0x9
1644 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 0x8
1645 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 0x7
1646 #define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 0x6
1647 #define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 0x5
1648 #define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 0x4
1649 #define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 0x3
1650 #define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 0x2
1651 #define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 0x1
1652 u8 tx_timer_priority; /* bitmap */
1653 __le16 tx_timer_value;
1654 __le16 fc_refresh_threshold;
1658 I40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);
1660 /* Restart Auto-Negotiation (direct 0x605) */
1661 struct i40e_aqc_set_link_restart_an {
1663 #define I40E_AQ_PHY_RESTART_AN 0x02
1664 #define I40E_AQ_PHY_LINK_ENABLE 0x04
1668 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);
1670 /* Get Link Status cmd & response data structure (direct 0x0607) */
1671 struct i40e_aqc_get_link_status {
1672 __le16 command_flags; /* only field set on command */
1673 #define I40E_AQ_LSE_MASK 0x3
1674 #define I40E_AQ_LSE_NOP 0x0
1675 #define I40E_AQ_LSE_DISABLE 0x2
1676 #define I40E_AQ_LSE_ENABLE 0x3
1677 /* only response uses this flag */
1678 #define I40E_AQ_LSE_IS_ENABLED 0x1
1679 u8 phy_type; /* i40e_aq_phy_type */
1680 u8 link_speed; /* i40e_aq_link_speed */
1682 #define I40E_AQ_LINK_UP 0x01
1683 #define I40E_AQ_LINK_FAULT 0x02
1684 #define I40E_AQ_LINK_FAULT_TX 0x04
1685 #define I40E_AQ_LINK_FAULT_RX 0x08
1686 #define I40E_AQ_LINK_FAULT_REMOTE 0x10
1687 #define I40E_AQ_MEDIA_AVAILABLE 0x40
1688 #define I40E_AQ_SIGNAL_DETECT 0x80
1690 #define I40E_AQ_AN_COMPLETED 0x01
1691 #define I40E_AQ_LP_AN_ABILITY 0x02
1692 #define I40E_AQ_PD_FAULT 0x04
1693 #define I40E_AQ_FEC_EN 0x08
1694 #define I40E_AQ_PHY_LOW_POWER 0x10
1695 #define I40E_AQ_LINK_PAUSE_TX 0x20
1696 #define I40E_AQ_LINK_PAUSE_RX 0x40
1697 #define I40E_AQ_QUALIFIED_MODULE 0x80
1699 #define I40E_AQ_LINK_PHY_TEMP_ALARM 0x01
1700 #define I40E_AQ_LINK_XCESSIVE_ERRORS 0x02
1701 #define I40E_AQ_LINK_TX_SHIFT 0x02
1702 #define I40E_AQ_LINK_TX_MASK (0x03 << I40E_AQ_LINK_TX_SHIFT)
1703 #define I40E_AQ_LINK_TX_ACTIVE 0x00
1704 #define I40E_AQ_LINK_TX_DRAINED 0x01
1705 #define I40E_AQ_LINK_TX_FLUSHED 0x03
1706 #define I40E_AQ_LINK_FORCED_40G 0x10
1707 u8 loopback; /* use defines from i40e_aqc_set_lb_mode */
1708 __le16 max_frame_size;
1710 #define I40E_AQ_CONFIG_CRC_ENA 0x04
1711 #define I40E_AQ_CONFIG_PACING_MASK 0x78
1715 I40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);
1717 /* Set event mask command (direct 0x613) */
1718 struct i40e_aqc_set_phy_int_mask {
1721 #define I40E_AQ_EVENT_LINK_UPDOWN 0x0002
1722 #define I40E_AQ_EVENT_MEDIA_NA 0x0004
1723 #define I40E_AQ_EVENT_LINK_FAULT 0x0008
1724 #define I40E_AQ_EVENT_PHY_TEMP_ALARM 0x0010
1725 #define I40E_AQ_EVENT_EXCESSIVE_ERRORS 0x0020
1726 #define I40E_AQ_EVENT_SIGNAL_DETECT 0x0040
1727 #define I40E_AQ_EVENT_AN_COMPLETED 0x0080
1728 #define I40E_AQ_EVENT_MODULE_QUAL_FAIL 0x0100
1729 #define I40E_AQ_EVENT_PORT_TX_SUSPENDED 0x0200
1733 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);
1735 /* Get Local AN advt register (direct 0x0614)
1736 * Set Local AN advt register (direct 0x0615)
1737 * Get Link Partner AN advt register (direct 0x0616)
1739 struct i40e_aqc_an_advt_reg {
1740 __le32 local_an_reg0;
1741 __le16 local_an_reg1;
1745 I40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);
1747 /* Set Loopback mode (0x0618) */
1748 struct i40e_aqc_set_lb_mode {
1750 #define I40E_AQ_LB_PHY_LOCAL 0x01
1751 #define I40E_AQ_LB_PHY_REMOTE 0x02
1752 #define I40E_AQ_LB_MAC_LOCAL 0x04
1756 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);
1758 /* Set PHY Debug command (0x0622) */
1759 struct i40e_aqc_set_phy_debug {
1761 #define I40E_AQ_PHY_DEBUG_RESET_INTERNAL 0x02
1762 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT 2
1763 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK (0x03 << \
1764 I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT)
1765 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE 0x00
1766 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD 0x01
1767 #define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT 0x02
1768 #define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW 0x10
1772 I40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);
1774 enum i40e_aq_phy_reg_type {
1775 I40E_AQC_PHY_REG_INTERNAL = 0x1,
1776 I40E_AQC_PHY_REG_EXERNAL_BASET = 0x2,
1777 I40E_AQC_PHY_REG_EXERNAL_MODULE = 0x3
1780 /* NVM Read command (indirect 0x0701)
1781 * NVM Erase commands (direct 0x0702)
1782 * NVM Update commands (indirect 0x0703)
1784 struct i40e_aqc_nvm_update {
1786 #define I40E_AQ_NVM_LAST_CMD 0x01
1787 #define I40E_AQ_NVM_FLASH_ONLY 0x80
1795 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);
1797 /* NVM Config Read (indirect 0x0704) */
1798 struct i40e_aqc_nvm_config_read {
1800 #define ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK 1
1801 #define ANVM_READ_SINGLE_FEATURE 0
1802 #define ANVM_READ_MULTIPLE_FEATURES 1
1803 __le16 element_count;
1804 __le16 element_id; /* Feature/field ID */
1806 __le32 address_high;
1810 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);
1812 /* NVM Config Write (indirect 0x0705) */
1813 struct i40e_aqc_nvm_config_write {
1815 __le16 element_count;
1817 __le32 address_high;
1821 I40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);
1823 struct i40e_aqc_nvm_config_data_feature {
1826 __le16 feature_options;
1827 __le16 feature_selection;
1830 struct i40e_aqc_nvm_config_data_immediate_field {
1831 #define ANVM_FEATURE_OR_IMMEDIATE_MASK 0x2
1834 __le16 field_options;
1838 /* Send to PF command (indirect 0x0801) id is only used by PF
1839 * Send to VF command (indirect 0x0802) id is only used by PF
1840 * Send to Peer PF command (indirect 0x0803)
1842 struct i40e_aqc_pf_vf_message {
1849 I40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);
1851 /* Alternate structure */
1853 /* Direct write (direct 0x0900)
1854 * Direct read (direct 0x0902)
1856 struct i40e_aqc_alternate_write {
1863 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);
1865 /* Indirect write (indirect 0x0901)
1866 * Indirect read (indirect 0x0903)
1869 struct i40e_aqc_alternate_ind_write {
1876 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);
1878 /* Done alternate write (direct 0x0904)
1881 struct i40e_aqc_alternate_write_done {
1883 #define I40E_AQ_ALTERNATE_MODE_BIOS_MASK 1
1884 #define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY 0
1885 #define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI 1
1886 #define I40E_AQ_ALTERNATE_RESET_NEEDED 2
1890 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);
1892 /* Set OEM mode (direct 0x0905) */
1893 struct i40e_aqc_alternate_set_mode {
1895 #define I40E_AQ_ALTERNATE_MODE_NONE 0
1896 #define I40E_AQ_ALTERNATE_MODE_OEM 1
1900 I40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);
1902 /* Clear port Alternate RAM (direct 0x0906) uses i40e_aq_desc */
1904 /* async events 0x10xx */
1906 /* Lan Queue Overflow Event (direct, 0x1001) */
1907 struct i40e_aqc_lan_overflow {
1908 __le32 prtdcb_rupto;
1913 I40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);
1915 /* Get LLDP MIB (indirect 0x0A00) */
1916 struct i40e_aqc_lldp_get_mib {
1919 #define I40E_AQ_LLDP_MIB_TYPE_MASK 0x3
1920 #define I40E_AQ_LLDP_MIB_LOCAL 0x0
1921 #define I40E_AQ_LLDP_MIB_REMOTE 0x1
1922 #define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 0x2
1923 #define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 0xC
1924 #define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 0x2
1925 #define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 0x0
1926 #define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 0x1
1927 #define I40E_AQ_LLDP_TX_SHIFT 0x4
1928 #define I40E_AQ_LLDP_TX_MASK (0x03 << I40E_AQ_LLDP_TX_SHIFT)
1929 /* TX pause flags use I40E_AQ_LINK_TX_* above */
1937 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);
1939 /* Configure LLDP MIB Change Event (direct 0x0A01)
1940 * also used for the event (with type in the command field)
1942 struct i40e_aqc_lldp_update_mib {
1944 #define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 0x0
1945 #define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 0x1
1951 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);
1953 /* Add LLDP TLV (indirect 0x0A02)
1954 * Delete LLDP TLV (indirect 0x0A04)
1956 struct i40e_aqc_lldp_add_tlv {
1957 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
1965 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);
1967 /* Update LLDP TLV (indirect 0x0A03) */
1968 struct i40e_aqc_lldp_update_tlv {
1969 u8 type; /* only nearest bridge and non-TPMR from 0x0A00 */
1978 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);
1980 /* Stop LLDP (direct 0x0A05) */
1981 struct i40e_aqc_lldp_stop {
1983 #define I40E_AQ_LLDP_AGENT_STOP 0x0
1984 #define I40E_AQ_LLDP_AGENT_SHUTDOWN 0x1
1988 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);
1990 /* Start LLDP (direct 0x0A06) */
1992 struct i40e_aqc_lldp_start {
1994 #define I40E_AQ_LLDP_AGENT_START 0x1
1998 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);
2000 /* Get CEE DCBX Oper Config (0x0A07)
2001 * uses the generic descriptor struct
2002 * returns below as indirect response
2005 #define I40E_AQC_CEE_APP_FCOE_SHIFT 0x0
2006 #define I40E_AQC_CEE_APP_FCOE_MASK (0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)
2007 #define I40E_AQC_CEE_APP_ISCSI_SHIFT 0x3
2008 #define I40E_AQC_CEE_APP_ISCSI_MASK (0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)
2009 #define I40E_AQC_CEE_APP_FIP_SHIFT 0x8
2010 #define I40E_AQC_CEE_APP_FIP_MASK (0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)
2011 #define I40E_AQC_CEE_PG_STATUS_SHIFT 0x0
2012 #define I40E_AQC_CEE_PG_STATUS_MASK (0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)
2013 #define I40E_AQC_CEE_PFC_STATUS_SHIFT 0x3
2014 #define I40E_AQC_CEE_PFC_STATUS_MASK (0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)
2015 #define I40E_AQC_CEE_APP_STATUS_SHIFT 0x8
2016 #define I40E_AQC_CEE_APP_STATUS_MASK (0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)
2017 struct i40e_aqc_get_cee_dcb_cfg_v1_resp {
2025 __le16 oper_app_prio;
2030 I40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);
2032 struct i40e_aqc_get_cee_dcb_cfg_resp {
2037 __le16 oper_app_prio;
2042 I40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);
2044 /* Set Local LLDP MIB (indirect 0x0A08)
2045 * Used to replace the local MIB of a given LLDP agent. e.g. DCBx
2047 struct i40e_aqc_lldp_set_local_mib {
2048 #define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT 0
2049 #define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK (1 << SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)
2054 __le32 address_high;
2058 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);
2060 /* Stop/Start LLDP Agent (direct 0x0A09)
2061 * Used for stopping/starting specific LLDP agent. e.g. DCBx
2063 struct i40e_aqc_lldp_stop_start_specific_agent {
2064 #define I40E_AQC_START_SPECIFIC_AGENT_SHIFT 0
2065 #define I40E_AQC_START_SPECIFIC_AGENT_MASK (1 << I40E_AQC_START_SPECIFIC_AGENT_SHIFT)
2070 I40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);
2072 /* Add Udp Tunnel command and completion (direct 0x0B00) */
2073 struct i40e_aqc_add_udp_tunnel {
2077 #define I40E_AQC_TUNNEL_TYPE_VXLAN 0x00
2078 #define I40E_AQC_TUNNEL_TYPE_NGE 0x01
2079 #define I40E_AQC_TUNNEL_TYPE_TEREDO 0x10
2083 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);
2085 struct i40e_aqc_add_udp_tunnel_completion {
2087 u8 filter_entry_index;
2089 #define I40E_AQC_SINGLE_PF 0x0
2090 #define I40E_AQC_MULTIPLE_PFS 0x1
2095 I40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);
2097 /* remove UDP Tunnel command (0x0B01) */
2098 struct i40e_aqc_remove_udp_tunnel {
2100 u8 index; /* 0 to 15 */
2104 I40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);
2106 struct i40e_aqc_del_udp_tunnel_completion {
2108 u8 index; /* 0 to 15 */
2110 u8 total_filters_used;
2114 I40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);
2116 /* tunnel key structure 0x0B10 */
2118 struct i40e_aqc_tunnel_key_structure {
2121 u8 key1_len; /* 0 to 15 */
2122 u8 key2_len; /* 0 to 15 */
2124 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 0x01
2125 /* response flags */
2126 #define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 0x01
2127 #define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 0x02
2128 #define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 0x03
2129 u8 network_key_index;
2130 #define I40E_AQC_NETWORK_KEY_INDEX_VXLAN 0x0
2131 #define I40E_AQC_NETWORK_KEY_INDEX_NGE 0x1
2132 #define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP 0x2
2133 #define I40E_AQC_NETWORK_KEY_INDEX_GRE 0x3
2137 I40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);
2139 /* OEM mode commands (direct 0xFE0x) */
2140 struct i40e_aqc_oem_param_change {
2142 #define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 0
2143 #define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 1
2144 #define I40E_AQ_OEM_PARAM_MAC 2
2145 __le32 param_value1;
2149 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);
2151 struct i40e_aqc_oem_state_change {
2153 #define I40E_AQ_OEM_STATE_LINK_DOWN 0x0
2154 #define I40E_AQ_OEM_STATE_LINK_UP 0x1
2158 I40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);
2160 /* debug commands */
2162 /* get device id (0xFF00) uses the generic structure */
2164 /* set test more (0xFF01, internal) */
2166 struct i40e_acq_set_test_mode {
2168 #define I40E_AQ_TEST_PARTIAL 0
2169 #define I40E_AQ_TEST_FULL 1
2170 #define I40E_AQ_TEST_NVM 2
2173 #define I40E_AQ_TEST_OPEN 0
2174 #define I40E_AQ_TEST_CLOSE 1
2175 #define I40E_AQ_TEST_INC 2
2177 __le32 address_high;
2181 I40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);
2183 /* Debug Read Register command (0xFF03)
2184 * Debug Write Register command (0xFF04)
2186 struct i40e_aqc_debug_reg_read_write {
2193 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);
2195 /* Scatter/gather Reg Read (indirect 0xFF05)
2196 * Scatter/gather Reg Write (indirect 0xFF06)
2199 /* i40e_aq_desc is used for the command */
2200 struct i40e_aqc_debug_reg_sg_element_data {
2205 /* Debug Modify register (direct 0xFF07) */
2206 struct i40e_aqc_debug_modify_reg {
2213 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);
2215 /* dump internal data (0xFF08, indirect) */
2217 #define I40E_AQ_CLUSTER_ID_AUX 0
2218 #define I40E_AQ_CLUSTER_ID_SWITCH_FLU 1
2219 #define I40E_AQ_CLUSTER_ID_TXSCHED 2
2220 #define I40E_AQ_CLUSTER_ID_HMC 3
2221 #define I40E_AQ_CLUSTER_ID_MAC0 4
2222 #define I40E_AQ_CLUSTER_ID_MAC1 5
2223 #define I40E_AQ_CLUSTER_ID_MAC2 6
2224 #define I40E_AQ_CLUSTER_ID_MAC3 7
2225 #define I40E_AQ_CLUSTER_ID_DCB 8
2226 #define I40E_AQ_CLUSTER_ID_EMP_MEM 9
2227 #define I40E_AQ_CLUSTER_ID_PKT_BUF 10
2228 #define I40E_AQ_CLUSTER_ID_ALTRAM 11
2230 struct i40e_aqc_debug_dump_internals {
2235 __le32 address_high;
2239 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);
2241 struct i40e_aqc_debug_modify_internals {
2243 u8 cluster_specific_params[7];
2244 __le32 address_high;
2248 I40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);