4 * Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
43 #include <rte_string_fns.h>
45 #include <rte_ether.h>
46 #include <rte_ethdev.h>
47 #include <rte_memzone.h>
48 #include <rte_malloc.h>
49 #include <rte_memcpy.h>
52 #include "i40e_logs.h"
53 #include "i40e/i40e_register_x710_int.h"
54 #include "i40e/i40e_prototype.h"
55 #include "i40e/i40e_adminq_cmd.h"
56 #include "i40e/i40e_type.h"
57 #include "i40e_ethdev.h"
58 #include "i40e_rxtx.h"
61 #define I40E_DEFAULT_RX_FREE_THRESH 32
62 #define I40E_DEFAULT_RX_PTHRESH 8
63 #define I40E_DEFAULT_RX_HTHRESH 8
64 #define I40E_DEFAULT_RX_WTHRESH 0
66 #define I40E_DEFAULT_TX_FREE_THRESH 32
67 #define I40E_DEFAULT_TX_PTHRESH 32
68 #define I40E_DEFAULT_TX_HTHRESH 0
69 #define I40E_DEFAULT_TX_WTHRESH 0
70 #define I40E_DEFAULT_TX_RSBIT_THRESH 32
72 /* Maximun number of MAC addresses */
73 #define I40E_NUM_MACADDR_MAX 64
74 #define I40E_CLEAR_PXE_WAIT_MS 200
76 /* Maximun number of capability elements */
77 #define I40E_MAX_CAP_ELE_NUM 128
79 /* Wait count and inteval */
80 #define I40E_CHK_Q_ENA_COUNT 1000
81 #define I40E_CHK_Q_ENA_INTERVAL_US 1000
83 /* Maximun number of VSI */
84 #define I40E_MAX_NUM_VSIS (384UL)
86 /* Bit shift and mask */
87 #define I40E_16_BIT_SHIFT 16
88 #define I40E_16_BIT_MASK 0xFFFF
89 #define I40E_32_BIT_SHIFT 32
90 #define I40E_32_BIT_MASK 0xFFFFFFFF
91 #define I40E_48_BIT_SHIFT 48
92 #define I40E_48_BIT_MASK 0xFFFFFFFFFFFFULL
94 /* Default queue interrupt throttling time in microseconds*/
95 #define I40E_ITR_INDEX_DEFAULT 0
96 #define I40E_QUEUE_ITR_INTERVAL_DEFAULT 32 /* 32 us */
97 #define I40E_QUEUE_ITR_INTERVAL_MAX 8160 /* 8160 us */
99 #define I40E_PRE_TX_Q_CFG_WAIT_US 10 /* 10 us */
101 #define I40E_RSS_OFFLOAD_ALL ( \
102 ETH_RSS_NONF_IPV4_UDP | \
103 ETH_RSS_NONF_IPV4_TCP | \
104 ETH_RSS_NONF_IPV4_SCTP | \
105 ETH_RSS_NONF_IPV4_OTHER | \
106 ETH_RSS_FRAG_IPV4 | \
107 ETH_RSS_NONF_IPV6_UDP | \
108 ETH_RSS_NONF_IPV6_TCP | \
109 ETH_RSS_NONF_IPV6_SCTP | \
110 ETH_RSS_NONF_IPV6_OTHER | \
111 ETH_RSS_FRAG_IPV6 | \
114 /* All bits of RSS hash enable */
115 #define I40E_RSS_HENA_ALL ( \
116 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_UDP) | \
117 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_TCP) | \
118 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_SCTP) | \
119 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_OTHER) | \
120 (1ULL << I40E_FILTER_PCTYPE_FRAG_IPV4) | \
121 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_UDP) | \
122 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_TCP) | \
123 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_SCTP) | \
124 (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_OTHER) | \
125 (1ULL << I40E_FILTER_PCTYPE_FRAG_IPV6) | \
126 (1ULL << I40E_FILTER_PCTYPE_FCOE_OX) | \
127 (1ULL << I40E_FILTER_PCTYPE_FCOE_RX) | \
128 (1ULL << I40E_FILTER_PCTYPE_FCOE_OTHER) | \
129 (1ULL << I40E_FILTER_PCTYPE_L2_PAYLOAD))
131 static int eth_i40e_dev_init(\
132 __attribute__((unused)) struct eth_driver *eth_drv,
133 struct rte_eth_dev *eth_dev);
134 static int i40e_dev_configure(struct rte_eth_dev *dev);
135 static int i40e_dev_start(struct rte_eth_dev *dev);
136 static void i40e_dev_stop(struct rte_eth_dev *dev);
137 static void i40e_dev_close(struct rte_eth_dev *dev);
138 static void i40e_dev_promiscuous_enable(struct rte_eth_dev *dev);
139 static void i40e_dev_promiscuous_disable(struct rte_eth_dev *dev);
140 static void i40e_dev_allmulticast_enable(struct rte_eth_dev *dev);
141 static void i40e_dev_allmulticast_disable(struct rte_eth_dev *dev);
142 static int i40e_dev_set_link_up(struct rte_eth_dev *dev);
143 static int i40e_dev_set_link_down(struct rte_eth_dev *dev);
144 static void i40e_dev_stats_get(struct rte_eth_dev *dev,
145 struct rte_eth_stats *stats);
146 static void i40e_dev_stats_reset(struct rte_eth_dev *dev);
147 static int i40e_dev_queue_stats_mapping_set(struct rte_eth_dev *dev,
151 static void i40e_dev_info_get(struct rte_eth_dev *dev,
152 struct rte_eth_dev_info *dev_info);
153 static int i40e_vlan_filter_set(struct rte_eth_dev *dev,
156 static void i40e_vlan_tpid_set(struct rte_eth_dev *dev, uint16_t tpid);
157 static void i40e_vlan_offload_set(struct rte_eth_dev *dev, int mask);
158 static void i40e_vlan_strip_queue_set(struct rte_eth_dev *dev,
161 static int i40e_vlan_pvid_set(struct rte_eth_dev *dev, uint16_t pvid, int on);
162 static int i40e_dev_led_on(struct rte_eth_dev *dev);
163 static int i40e_dev_led_off(struct rte_eth_dev *dev);
164 static int i40e_flow_ctrl_set(struct rte_eth_dev *dev,
165 struct rte_eth_fc_conf *fc_conf);
166 static int i40e_priority_flow_ctrl_set(struct rte_eth_dev *dev,
167 struct rte_eth_pfc_conf *pfc_conf);
168 static void i40e_macaddr_add(struct rte_eth_dev *dev,
169 struct ether_addr *mac_addr,
172 static void i40e_macaddr_remove(struct rte_eth_dev *dev, uint32_t index);
173 static int i40e_dev_rss_reta_update(struct rte_eth_dev *dev,
174 struct rte_eth_rss_reta *reta_conf);
175 static int i40e_dev_rss_reta_query(struct rte_eth_dev *dev,
176 struct rte_eth_rss_reta *reta_conf);
178 static int i40e_get_cap(struct i40e_hw *hw);
179 static int i40e_pf_parameter_init(struct rte_eth_dev *dev);
180 static int i40e_pf_setup(struct i40e_pf *pf);
181 static int i40e_vsi_init(struct i40e_vsi *vsi);
182 static void i40e_stat_update_32(struct i40e_hw *hw, uint32_t reg,
183 bool offset_loaded, uint64_t *offset, uint64_t *stat);
184 static void i40e_stat_update_48(struct i40e_hw *hw,
190 static void i40e_pf_config_irq0(struct i40e_hw *hw);
191 static void i40e_dev_interrupt_handler(
192 __rte_unused struct rte_intr_handle *handle, void *param);
193 static int i40e_res_pool_init(struct i40e_res_pool_info *pool,
194 uint32_t base, uint32_t num);
195 static void i40e_res_pool_destroy(struct i40e_res_pool_info *pool);
196 static int i40e_res_pool_free(struct i40e_res_pool_info *pool,
198 static int i40e_res_pool_alloc(struct i40e_res_pool_info *pool,
200 static int i40e_dev_init_vlan(struct rte_eth_dev *dev);
201 static int i40e_veb_release(struct i40e_veb *veb);
202 static struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf,
203 struct i40e_vsi *vsi);
204 static int i40e_pf_config_mq_rx(struct i40e_pf *pf);
205 static int i40e_vsi_config_double_vlan(struct i40e_vsi *vsi, int on);
206 static inline int i40e_find_all_vlan_for_mac(struct i40e_vsi *vsi,
207 struct i40e_macvlan_filter *mv_f,
209 struct ether_addr *addr);
210 static inline int i40e_find_all_mac_for_vlan(struct i40e_vsi *vsi,
211 struct i40e_macvlan_filter *mv_f,
214 static int i40e_vsi_remove_all_macvlan_filter(struct i40e_vsi *vsi);
215 static int i40e_dev_rss_hash_update(struct rte_eth_dev *dev,
216 struct rte_eth_rss_conf *rss_conf);
217 static int i40e_dev_rss_hash_conf_get(struct rte_eth_dev *dev,
218 struct rte_eth_rss_conf *rss_conf);
220 /* Default hash key buffer for RSS */
221 static uint32_t rss_key_default[I40E_PFQF_HKEY_MAX_INDEX + 1];
223 static struct rte_pci_id pci_id_i40e_map[] = {
224 #define RTE_PCI_DEV_ID_DECL_I40E(vend, dev) {RTE_PCI_DEVICE(vend, dev)},
225 #include "rte_pci_dev_ids.h"
226 { .vendor_id = 0, /* sentinel */ },
229 static struct eth_dev_ops i40e_eth_dev_ops = {
230 .dev_configure = i40e_dev_configure,
231 .dev_start = i40e_dev_start,
232 .dev_stop = i40e_dev_stop,
233 .dev_close = i40e_dev_close,
234 .promiscuous_enable = i40e_dev_promiscuous_enable,
235 .promiscuous_disable = i40e_dev_promiscuous_disable,
236 .allmulticast_enable = i40e_dev_allmulticast_enable,
237 .allmulticast_disable = i40e_dev_allmulticast_disable,
238 .dev_set_link_up = i40e_dev_set_link_up,
239 .dev_set_link_down = i40e_dev_set_link_down,
240 .link_update = i40e_dev_link_update,
241 .stats_get = i40e_dev_stats_get,
242 .stats_reset = i40e_dev_stats_reset,
243 .queue_stats_mapping_set = i40e_dev_queue_stats_mapping_set,
244 .dev_infos_get = i40e_dev_info_get,
245 .vlan_filter_set = i40e_vlan_filter_set,
246 .vlan_tpid_set = i40e_vlan_tpid_set,
247 .vlan_offload_set = i40e_vlan_offload_set,
248 .vlan_strip_queue_set = i40e_vlan_strip_queue_set,
249 .vlan_pvid_set = i40e_vlan_pvid_set,
250 .rx_queue_start = i40e_dev_rx_queue_start,
251 .rx_queue_stop = i40e_dev_rx_queue_stop,
252 .tx_queue_start = i40e_dev_tx_queue_start,
253 .tx_queue_stop = i40e_dev_tx_queue_stop,
254 .rx_queue_setup = i40e_dev_rx_queue_setup,
255 .rx_queue_release = i40e_dev_rx_queue_release,
256 .rx_queue_count = i40e_dev_rx_queue_count,
257 .rx_descriptor_done = i40e_dev_rx_descriptor_done,
258 .tx_queue_setup = i40e_dev_tx_queue_setup,
259 .tx_queue_release = i40e_dev_tx_queue_release,
260 .dev_led_on = i40e_dev_led_on,
261 .dev_led_off = i40e_dev_led_off,
262 .flow_ctrl_set = i40e_flow_ctrl_set,
263 .priority_flow_ctrl_set = i40e_priority_flow_ctrl_set,
264 .mac_addr_add = i40e_macaddr_add,
265 .mac_addr_remove = i40e_macaddr_remove,
266 .reta_update = i40e_dev_rss_reta_update,
267 .reta_query = i40e_dev_rss_reta_query,
268 .rss_hash_update = i40e_dev_rss_hash_update,
269 .rss_hash_conf_get = i40e_dev_rss_hash_conf_get,
272 static struct eth_driver rte_i40e_pmd = {
274 .name = "rte_i40e_pmd",
275 .id_table = pci_id_i40e_map,
276 .drv_flags = RTE_PCI_DRV_NEED_MAPPING,
278 .eth_dev_init = eth_i40e_dev_init,
279 .dev_private_size = sizeof(struct i40e_adapter),
283 i40e_prev_power_of_2(int n)
301 rte_i40e_dev_atomic_read_link_status(struct rte_eth_dev *dev,
302 struct rte_eth_link *link)
304 struct rte_eth_link *dst = link;
305 struct rte_eth_link *src = &(dev->data->dev_link);
307 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
308 *(uint64_t *)src) == 0)
315 rte_i40e_dev_atomic_write_link_status(struct rte_eth_dev *dev,
316 struct rte_eth_link *link)
318 struct rte_eth_link *dst = &(dev->data->dev_link);
319 struct rte_eth_link *src = link;
321 if (rte_atomic64_cmpset((uint64_t *)dst, *(uint64_t *)dst,
322 *(uint64_t *)src) == 0)
329 * Driver initialization routine.
330 * Invoked once at EAL init time.
331 * Register itself as the [Poll Mode] Driver of PCI IXGBE devices.
334 rte_i40e_pmd_init(const char *name __rte_unused,
335 const char *params __rte_unused)
337 PMD_INIT_FUNC_TRACE();
338 rte_eth_driver_register(&rte_i40e_pmd);
343 static struct rte_driver rte_i40e_driver = {
345 .init = rte_i40e_pmd_init,
348 PMD_REGISTER_DRIVER(rte_i40e_driver);
351 eth_i40e_dev_init(__rte_unused struct eth_driver *eth_drv,
352 struct rte_eth_dev *dev)
354 struct rte_pci_device *pci_dev;
355 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
356 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
357 struct i40e_vsi *vsi;
362 PMD_INIT_FUNC_TRACE();
364 dev->dev_ops = &i40e_eth_dev_ops;
365 dev->rx_pkt_burst = i40e_recv_pkts;
366 dev->tx_pkt_burst = i40e_xmit_pkts;
368 /* for secondary processes, we don't initialise any further as primary
369 * has already done this work. Only check we don't need a different
371 if (rte_eal_process_type() != RTE_PROC_PRIMARY){
372 if (dev->data->scattered_rx)
373 dev->rx_pkt_burst = i40e_recv_scattered_pkts;
376 pci_dev = dev->pci_dev;
377 pf->adapter = I40E_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
378 pf->adapter->eth_dev = dev;
379 pf->dev_data = dev->data;
381 hw->back = I40E_PF_TO_ADAPTER(pf);
382 hw->hw_addr = (uint8_t *)(pci_dev->mem_resource[0].addr);
384 PMD_INIT_LOG(ERR, "Hardware is not available, "
385 "as address is NULL");
389 hw->vendor_id = pci_dev->id.vendor_id;
390 hw->device_id = pci_dev->id.device_id;
391 hw->subsystem_vendor_id = pci_dev->id.subsystem_vendor_id;
392 hw->subsystem_device_id = pci_dev->id.subsystem_device_id;
393 hw->bus.device = pci_dev->addr.devid;
394 hw->bus.func = pci_dev->addr.function;
396 /* Make sure all is clean before doing PF reset */
399 /* Reset here to make sure all is clean for each PF */
400 ret = i40e_pf_reset(hw);
402 PMD_INIT_LOG(ERR, "Failed to reset pf: %d", ret);
406 /* Initialize the shared code (base driver) */
407 ret = i40e_init_shared_code(hw);
409 PMD_INIT_LOG(ERR, "Failed to init shared code (base driver): %d", ret);
413 /* Initialize the parameters for adminq */
414 i40e_init_adminq_parameter(hw);
415 ret = i40e_init_adminq(hw);
416 if (ret != I40E_SUCCESS) {
417 PMD_INIT_LOG(ERR, "Failed to init adminq: %d", ret);
420 PMD_INIT_LOG(INFO, "FW %d.%d API %d.%d NVM %02d.%02d.%02d eetrack %04x",
421 hw->aq.fw_maj_ver, hw->aq.fw_min_ver,
422 hw->aq.api_maj_ver, hw->aq.api_min_ver,
423 ((hw->nvm.version >> 12) & 0xf),
424 ((hw->nvm.version >> 4) & 0xff),
425 (hw->nvm.version & 0xf), hw->nvm.eetrack);
428 ret = i40e_aq_stop_lldp(hw, true, NULL);
429 if (ret != I40E_SUCCESS) /* Its failure can be ignored */
430 PMD_INIT_LOG(INFO, "Failed to stop lldp");
433 i40e_clear_pxe_mode(hw);
435 /* Get hw capabilities */
436 ret = i40e_get_cap(hw);
437 if (ret != I40E_SUCCESS) {
438 PMD_INIT_LOG(ERR, "Failed to get capabilities: %d", ret);
439 goto err_get_capabilities;
442 /* Initialize parameters for PF */
443 ret = i40e_pf_parameter_init(dev);
445 PMD_INIT_LOG(ERR, "Failed to do parameter init: %d", ret);
446 goto err_parameter_init;
449 /* Initialize the queue management */
450 ret = i40e_res_pool_init(&pf->qp_pool, 0, hw->func_caps.num_tx_qp);
452 PMD_INIT_LOG(ERR, "Failed to init queue pool");
453 goto err_qp_pool_init;
455 ret = i40e_res_pool_init(&pf->msix_pool, 1,
456 hw->func_caps.num_msix_vectors - 1);
458 PMD_INIT_LOG(ERR, "Failed to init MSIX pool");
459 goto err_msix_pool_init;
462 /* Initialize lan hmc */
463 ret = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
464 hw->func_caps.num_rx_qp, 0, 0);
465 if (ret != I40E_SUCCESS) {
466 PMD_INIT_LOG(ERR, "Failed to init lan hmc: %d", ret);
467 goto err_init_lan_hmc;
470 /* Configure lan hmc */
471 ret = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
472 if (ret != I40E_SUCCESS) {
473 PMD_INIT_LOG(ERR, "Failed to configure lan hmc: %d", ret);
474 goto err_configure_lan_hmc;
477 /* Get and check the mac address */
478 i40e_get_mac_addr(hw, hw->mac.addr);
479 if (i40e_validate_mac_addr(hw->mac.addr) != I40E_SUCCESS) {
480 PMD_INIT_LOG(ERR, "mac address is not valid");
482 goto err_get_mac_addr;
484 /* Copy the permanent MAC address */
485 ether_addr_copy((struct ether_addr *) hw->mac.addr,
486 (struct ether_addr *) hw->mac.perm_addr);
488 /* Disable flow control */
489 hw->fc.requested_mode = I40E_FC_NONE;
490 i40e_set_fc(hw, &aq_fail, TRUE);
492 /* PF setup, which includes VSI setup */
493 ret = i40e_pf_setup(pf);
495 PMD_INIT_LOG(ERR, "Failed to setup pf switch: %d", ret);
496 goto err_setup_pf_switch;
501 /* Disable double vlan by default */
502 i40e_vsi_config_double_vlan(vsi, FALSE);
504 if (!vsi->max_macaddrs)
505 len = ETHER_ADDR_LEN;
507 len = ETHER_ADDR_LEN * vsi->max_macaddrs;
509 /* Should be after VSI initialized */
510 dev->data->mac_addrs = rte_zmalloc("i40e", len, 0);
511 if (!dev->data->mac_addrs) {
512 PMD_INIT_LOG(ERR, "Failed to allocated memory "
513 "for storing mac address");
514 goto err_get_mac_addr;
516 ether_addr_copy((struct ether_addr *)hw->mac.perm_addr,
517 &dev->data->mac_addrs[0]);
519 /* initialize pf host driver to setup SRIOV resource if applicable */
520 i40e_pf_host_init(dev);
522 /* register callback func to eal lib */
523 rte_intr_callback_register(&(pci_dev->intr_handle),
524 i40e_dev_interrupt_handler, (void *)dev);
526 /* configure and enable device interrupt */
527 i40e_pf_config_irq0(hw);
528 i40e_pf_enable_irq0(hw);
530 /* enable uio intr after callback register */
531 rte_intr_enable(&(pci_dev->intr_handle));
536 rte_free(pf->main_vsi);
538 err_configure_lan_hmc:
539 (void)i40e_shutdown_lan_hmc(hw);
541 i40e_res_pool_destroy(&pf->msix_pool);
543 i40e_res_pool_destroy(&pf->qp_pool);
546 err_get_capabilities:
547 (void)i40e_shutdown_adminq(hw);
553 i40e_dev_configure(struct rte_eth_dev *dev)
555 return i40e_dev_init_vlan(dev);
559 i40e_vsi_queues_unbind_intr(struct i40e_vsi *vsi)
561 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
562 uint16_t msix_vect = vsi->msix_intr;
565 for (i = 0; i < vsi->nb_qps; i++) {
566 I40E_WRITE_REG(hw, I40E_QINT_TQCTL(vsi->base_queue + i), 0);
567 I40E_WRITE_REG(hw, I40E_QINT_RQCTL(vsi->base_queue + i), 0);
571 if (vsi->type != I40E_VSI_SRIOV) {
572 I40E_WRITE_REG(hw, I40E_PFINT_LNKLSTN(msix_vect - 1), 0);
573 I40E_WRITE_REG(hw, I40E_PFINT_ITRN(I40E_ITR_INDEX_DEFAULT,
577 reg = (hw->func_caps.num_msix_vectors_vf - 1) *
578 vsi->user_param + (msix_vect - 1);
580 I40E_WRITE_REG(hw, I40E_VPINT_LNKLSTN(reg), 0);
582 I40E_WRITE_FLUSH(hw);
585 static inline uint16_t
586 i40e_calc_itr_interval(int16_t interval)
588 if (interval < 0 || interval > I40E_QUEUE_ITR_INTERVAL_MAX)
589 interval = I40E_QUEUE_ITR_INTERVAL_DEFAULT;
591 /* Convert to hardware count, as writing each 1 represents 2 us */
596 i40e_vsi_queues_bind_intr(struct i40e_vsi *vsi)
599 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
600 uint16_t msix_vect = vsi->msix_intr;
601 uint16_t interval = i40e_calc_itr_interval(RTE_LIBRTE_I40E_ITR_INTERVAL);
604 for (i = 0; i < vsi->nb_qps; i++)
605 I40E_WRITE_REG(hw, I40E_QINT_TQCTL(vsi->base_queue + i), 0);
607 /* Bind all RX queues to allocated MSIX interrupt */
608 for (i = 0; i < vsi->nb_qps; i++) {
609 val = (msix_vect << I40E_QINT_RQCTL_MSIX_INDX_SHIFT) |
610 (interval << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
611 ((vsi->base_queue + i + 1) <<
612 I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT) |
613 (0 << I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT) |
614 I40E_QINT_RQCTL_CAUSE_ENA_MASK;
616 if (i == vsi->nb_qps - 1)
617 val |= I40E_QINT_RQCTL_NEXTQ_INDX_MASK;
618 I40E_WRITE_REG(hw, I40E_QINT_RQCTL(vsi->base_queue + i), val);
621 /* Write first RX queue to Link list register as the head element */
622 if (vsi->type != I40E_VSI_SRIOV) {
623 I40E_WRITE_REG(hw, I40E_PFINT_LNKLSTN(msix_vect - 1),
624 (vsi->base_queue << I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT) |
625 (0x0 << I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT));
627 I40E_WRITE_REG(hw, I40E_PFINT_ITRN(I40E_ITR_INDEX_DEFAULT,
628 msix_vect - 1), interval);
630 /* Disable auto-mask on enabling of all none-zero interrupt */
631 I40E_WRITE_REG(hw, I40E_GLINT_CTL,
632 I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK);
636 /* num_msix_vectors_vf needs to minus irq0 */
637 reg = (hw->func_caps.num_msix_vectors_vf - 1) *
638 vsi->user_param + (msix_vect - 1);
640 I40E_WRITE_REG(hw, I40E_VPINT_LNKLSTN(reg),
641 (vsi->base_queue << I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT) |
642 (0x0 << I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT));
645 I40E_WRITE_FLUSH(hw);
649 i40e_vsi_enable_queues_intr(struct i40e_vsi *vsi)
651 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
652 uint16_t interval = i40e_calc_itr_interval(\
653 RTE_LIBRTE_I40E_ITR_INTERVAL);
655 I40E_WRITE_REG(hw, I40E_PFINT_DYN_CTLN(vsi->msix_intr - 1),
656 I40E_PFINT_DYN_CTLN_INTENA_MASK |
657 I40E_PFINT_DYN_CTLN_CLEARPBA_MASK |
658 (0 << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT) |
659 (interval << I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT));
663 i40e_vsi_disable_queues_intr(struct i40e_vsi *vsi)
665 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
667 I40E_WRITE_REG(hw, I40E_PFINT_DYN_CTLN(vsi->msix_intr - 1), 0);
670 static inline uint8_t
671 i40e_parse_link_speed(uint16_t eth_link_speed)
673 uint8_t link_speed = I40E_LINK_SPEED_UNKNOWN;
675 switch (eth_link_speed) {
676 case ETH_LINK_SPEED_40G:
677 link_speed = I40E_LINK_SPEED_40GB;
679 case ETH_LINK_SPEED_20G:
680 link_speed = I40E_LINK_SPEED_20GB;
682 case ETH_LINK_SPEED_10G:
683 link_speed = I40E_LINK_SPEED_10GB;
685 case ETH_LINK_SPEED_1000:
686 link_speed = I40E_LINK_SPEED_1GB;
688 case ETH_LINK_SPEED_100:
689 link_speed = I40E_LINK_SPEED_100MB;
697 i40e_phy_conf_link(struct i40e_hw *hw, uint8_t abilities, uint8_t force_speed)
699 enum i40e_status_code status;
700 struct i40e_aq_get_phy_abilities_resp phy_ab;
701 struct i40e_aq_set_phy_config phy_conf;
702 const uint8_t mask = I40E_AQ_PHY_FLAG_PAUSE_TX |
703 I40E_AQ_PHY_FLAG_PAUSE_RX |
704 I40E_AQ_PHY_FLAG_LOW_POWER;
705 const uint8_t advt = I40E_LINK_SPEED_40GB |
706 I40E_LINK_SPEED_10GB |
707 I40E_LINK_SPEED_1GB |
708 I40E_LINK_SPEED_100MB;
711 status = i40e_aq_get_phy_capabilities(hw, false, false, &phy_ab,
716 memset(&phy_conf, 0, sizeof(phy_conf));
718 /* bits 0-2 use the values from get_phy_abilities_resp */
720 abilities |= phy_ab.abilities & mask;
722 /* update ablities and speed */
723 if (abilities & I40E_AQ_PHY_AN_ENABLED)
724 phy_conf.link_speed = advt;
726 phy_conf.link_speed = force_speed;
728 phy_conf.abilities = abilities;
730 /* use get_phy_abilities_resp value for the rest */
731 phy_conf.phy_type = phy_ab.phy_type;
732 phy_conf.eee_capability = phy_ab.eee_capability;
733 phy_conf.eeer = phy_ab.eeer_val;
734 phy_conf.low_power_ctrl = phy_ab.d3_lpan;
736 PMD_DRV_LOG(DEBUG, "\tCurrent: abilities %x, link_speed %x",
737 phy_ab.abilities, phy_ab.link_speed);
738 PMD_DRV_LOG(DEBUG, "\tConfig: abilities %x, link_speed %x",
739 phy_conf.abilities, phy_conf.link_speed);
741 status = i40e_aq_set_phy_config(hw, &phy_conf, NULL);
749 i40e_apply_link_speed(struct rte_eth_dev *dev)
752 uint8_t abilities = 0;
753 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
754 struct rte_eth_conf *conf = &dev->data->dev_conf;
756 speed = i40e_parse_link_speed(conf->link_speed);
757 abilities |= I40E_AQ_PHY_ENABLE_ATOMIC_LINK;
758 if (conf->link_speed == ETH_LINK_SPEED_AUTONEG)
759 abilities |= I40E_AQ_PHY_AN_ENABLED;
761 abilities |= I40E_AQ_PHY_LINK_ENABLED;
763 return i40e_phy_conf_link(hw, abilities, speed);
767 i40e_dev_start(struct rte_eth_dev *dev)
769 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
770 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
771 struct i40e_vsi *vsi = pf->main_vsi;
774 if ((dev->data->dev_conf.link_duplex != ETH_LINK_AUTONEG_DUPLEX) &&
775 (dev->data->dev_conf.link_duplex != ETH_LINK_FULL_DUPLEX)) {
776 PMD_INIT_LOG(ERR, "Invalid link_duplex (%hu) for port %hhu",
777 dev->data->dev_conf.link_duplex,
783 ret = i40e_vsi_init(vsi);
784 if (ret != I40E_SUCCESS) {
785 PMD_DRV_LOG(ERR, "Failed to init VSI");
789 /* Map queues with MSIX interrupt */
790 i40e_vsi_queues_bind_intr(vsi);
791 i40e_vsi_enable_queues_intr(vsi);
793 /* Enable all queues which have been configured */
794 ret = i40e_vsi_switch_queues(vsi, TRUE);
795 if (ret != I40E_SUCCESS) {
796 PMD_DRV_LOG(ERR, "Failed to enable VSI");
800 /* Enable receiving broadcast packets */
801 if ((vsi->type == I40E_VSI_MAIN) || (vsi->type == I40E_VSI_VMDQ2)) {
802 ret = i40e_aq_set_vsi_broadcast(hw, vsi->seid, true, NULL);
803 if (ret != I40E_SUCCESS)
804 PMD_DRV_LOG(INFO, "fail to set vsi broadcast");
807 /* Apply link configure */
808 ret = i40e_apply_link_speed(dev);
809 if (I40E_SUCCESS != ret) {
810 PMD_DRV_LOG(ERR, "Fail to apply link setting");
817 i40e_vsi_switch_queues(vsi, FALSE);
823 i40e_dev_stop(struct rte_eth_dev *dev)
825 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
826 struct i40e_vsi *vsi = pf->main_vsi;
828 /* Disable all queues */
829 i40e_vsi_switch_queues(vsi, FALSE);
832 i40e_dev_set_link_down(dev);
834 /* un-map queues with interrupt registers */
835 i40e_vsi_disable_queues_intr(vsi);
836 i40e_vsi_queues_unbind_intr(vsi);
840 i40e_dev_close(struct rte_eth_dev *dev)
842 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
843 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
846 PMD_INIT_FUNC_TRACE();
850 /* Disable interrupt */
851 i40e_pf_disable_irq0(hw);
852 rte_intr_disable(&(dev->pci_dev->intr_handle));
854 /* shutdown and destroy the HMC */
855 i40e_shutdown_lan_hmc(hw);
857 /* release all the existing VSIs and VEBs */
858 i40e_vsi_release(pf->main_vsi);
860 /* shutdown the adminq */
861 i40e_aq_queue_shutdown(hw, true);
862 i40e_shutdown_adminq(hw);
864 i40e_res_pool_destroy(&pf->qp_pool);
865 i40e_res_pool_destroy(&pf->msix_pool);
867 /* force a PF reset to clean anything leftover */
868 reg = I40E_READ_REG(hw, I40E_PFGEN_CTRL);
869 I40E_WRITE_REG(hw, I40E_PFGEN_CTRL,
870 (reg | I40E_PFGEN_CTRL_PFSWR_MASK));
871 I40E_WRITE_FLUSH(hw);
875 i40e_dev_promiscuous_enable(struct rte_eth_dev *dev)
877 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
878 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
879 struct i40e_vsi *vsi = pf->main_vsi;
882 status = i40e_aq_set_vsi_unicast_promiscuous(hw, vsi->seid,
884 if (status != I40E_SUCCESS)
885 PMD_DRV_LOG(ERR, "Failed to enable unicast promiscuous");
887 status = i40e_aq_set_vsi_multicast_promiscuous(hw, vsi->seid,
889 if (status != I40E_SUCCESS)
890 PMD_DRV_LOG(ERR, "Failed to enable multicast promiscuous");
895 i40e_dev_promiscuous_disable(struct rte_eth_dev *dev)
897 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
898 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
899 struct i40e_vsi *vsi = pf->main_vsi;
902 status = i40e_aq_set_vsi_unicast_promiscuous(hw, vsi->seid,
904 if (status != I40E_SUCCESS)
905 PMD_DRV_LOG(ERR, "Failed to disable unicast promiscuous");
907 status = i40e_aq_set_vsi_multicast_promiscuous(hw, vsi->seid,
909 if (status != I40E_SUCCESS)
910 PMD_DRV_LOG(ERR, "Failed to disable multicast promiscuous");
914 i40e_dev_allmulticast_enable(struct rte_eth_dev *dev)
916 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
917 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
918 struct i40e_vsi *vsi = pf->main_vsi;
921 ret = i40e_aq_set_vsi_multicast_promiscuous(hw, vsi->seid, TRUE, NULL);
922 if (ret != I40E_SUCCESS)
923 PMD_DRV_LOG(ERR, "Failed to enable multicast promiscuous");
927 i40e_dev_allmulticast_disable(struct rte_eth_dev *dev)
929 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
930 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
931 struct i40e_vsi *vsi = pf->main_vsi;
934 if (dev->data->promiscuous == 1)
935 return; /* must remain in all_multicast mode */
937 ret = i40e_aq_set_vsi_multicast_promiscuous(hw,
938 vsi->seid, FALSE, NULL);
939 if (ret != I40E_SUCCESS)
940 PMD_DRV_LOG(ERR, "Failed to disable multicast promiscuous");
944 * Set device link up.
947 i40e_dev_set_link_up(struct rte_eth_dev *dev)
949 /* re-apply link speed setting */
950 return i40e_apply_link_speed(dev);
954 * Set device link down.
957 i40e_dev_set_link_down(__rte_unused struct rte_eth_dev *dev)
959 uint8_t speed = I40E_LINK_SPEED_UNKNOWN;
960 uint8_t abilities = I40E_AQ_PHY_ENABLE_ATOMIC_LINK;
961 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
963 return i40e_phy_conf_link(hw, abilities, speed);
967 i40e_dev_link_update(struct rte_eth_dev *dev,
968 __rte_unused int wait_to_complete)
970 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
971 struct i40e_link_status link_status;
972 struct rte_eth_link link, old;
975 memset(&link, 0, sizeof(link));
976 memset(&old, 0, sizeof(old));
977 memset(&link_status, 0, sizeof(link_status));
978 rte_i40e_dev_atomic_read_link_status(dev, &old);
980 /* Get link status information from hardware */
981 status = i40e_aq_get_link_info(hw, false, &link_status, NULL);
982 if (status != I40E_SUCCESS) {
983 link.link_speed = ETH_LINK_SPEED_100;
984 link.link_duplex = ETH_LINK_FULL_DUPLEX;
985 PMD_DRV_LOG(ERR, "Failed to get link info");
989 link.link_status = link_status.link_info & I40E_AQ_LINK_UP;
991 if (!link.link_status)
994 /* i40e uses full duplex only */
995 link.link_duplex = ETH_LINK_FULL_DUPLEX;
997 /* Parse the link status */
998 switch (link_status.link_speed) {
999 case I40E_LINK_SPEED_100MB:
1000 link.link_speed = ETH_LINK_SPEED_100;
1002 case I40E_LINK_SPEED_1GB:
1003 link.link_speed = ETH_LINK_SPEED_1000;
1005 case I40E_LINK_SPEED_10GB:
1006 link.link_speed = ETH_LINK_SPEED_10G;
1008 case I40E_LINK_SPEED_20GB:
1009 link.link_speed = ETH_LINK_SPEED_20G;
1011 case I40E_LINK_SPEED_40GB:
1012 link.link_speed = ETH_LINK_SPEED_40G;
1015 link.link_speed = ETH_LINK_SPEED_100;
1020 rte_i40e_dev_atomic_write_link_status(dev, &link);
1021 if (link.link_status == old.link_status)
1027 /* Get all the statistics of a VSI */
1029 i40e_update_vsi_stats(struct i40e_vsi *vsi)
1031 struct i40e_eth_stats *oes = &vsi->eth_stats_offset;
1032 struct i40e_eth_stats *nes = &vsi->eth_stats;
1033 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
1034 int idx = rte_le_to_cpu_16(vsi->info.stat_counter_idx);
1036 i40e_stat_update_48(hw, I40E_GLV_GORCH(idx), I40E_GLV_GORCL(idx),
1037 vsi->offset_loaded, &oes->rx_bytes,
1039 i40e_stat_update_48(hw, I40E_GLV_UPRCH(idx), I40E_GLV_UPRCL(idx),
1040 vsi->offset_loaded, &oes->rx_unicast,
1042 i40e_stat_update_48(hw, I40E_GLV_MPRCH(idx), I40E_GLV_MPRCL(idx),
1043 vsi->offset_loaded, &oes->rx_multicast,
1044 &nes->rx_multicast);
1045 i40e_stat_update_48(hw, I40E_GLV_BPRCH(idx), I40E_GLV_BPRCL(idx),
1046 vsi->offset_loaded, &oes->rx_broadcast,
1047 &nes->rx_broadcast);
1048 i40e_stat_update_32(hw, I40E_GLV_RDPC(idx), vsi->offset_loaded,
1049 &oes->rx_discards, &nes->rx_discards);
1050 /* GLV_REPC not supported */
1051 /* GLV_RMPC not supported */
1052 i40e_stat_update_32(hw, I40E_GLV_RUPP(idx), vsi->offset_loaded,
1053 &oes->rx_unknown_protocol,
1054 &nes->rx_unknown_protocol);
1055 i40e_stat_update_48(hw, I40E_GLV_GOTCH(idx), I40E_GLV_GOTCL(idx),
1056 vsi->offset_loaded, &oes->tx_bytes,
1058 i40e_stat_update_48(hw, I40E_GLV_UPTCH(idx), I40E_GLV_UPTCL(idx),
1059 vsi->offset_loaded, &oes->tx_unicast,
1061 i40e_stat_update_48(hw, I40E_GLV_MPTCH(idx), I40E_GLV_MPTCL(idx),
1062 vsi->offset_loaded, &oes->tx_multicast,
1063 &nes->tx_multicast);
1064 i40e_stat_update_48(hw, I40E_GLV_BPTCH(idx), I40E_GLV_BPTCL(idx),
1065 vsi->offset_loaded, &oes->tx_broadcast,
1066 &nes->tx_broadcast);
1067 /* GLV_TDPC not supported */
1068 i40e_stat_update_32(hw, I40E_GLV_TEPC(idx), vsi->offset_loaded,
1069 &oes->tx_errors, &nes->tx_errors);
1070 vsi->offset_loaded = true;
1072 PMD_DRV_LOG(DEBUG, "***************** VSI[%u] stats start *******************",
1074 PMD_DRV_LOG(DEBUG, "rx_bytes: %lu", nes->rx_bytes);
1075 PMD_DRV_LOG(DEBUG, "rx_unicast: %lu", nes->rx_unicast);
1076 PMD_DRV_LOG(DEBUG, "rx_multicast: %lu", nes->rx_multicast);
1077 PMD_DRV_LOG(DEBUG, "rx_broadcast: %lu", nes->rx_broadcast);
1078 PMD_DRV_LOG(DEBUG, "rx_discards: %lu", nes->rx_discards);
1079 PMD_DRV_LOG(DEBUG, "rx_unknown_protocol: %lu",
1080 nes->rx_unknown_protocol);
1081 PMD_DRV_LOG(DEBUG, "tx_bytes: %lu", nes->tx_bytes);
1082 PMD_DRV_LOG(DEBUG, "tx_unicast: %lu", nes->tx_unicast);
1083 PMD_DRV_LOG(DEBUG, "tx_multicast: %lu", nes->tx_multicast);
1084 PMD_DRV_LOG(DEBUG, "tx_broadcast: %lu", nes->tx_broadcast);
1085 PMD_DRV_LOG(DEBUG, "tx_discards: %lu", nes->tx_discards);
1086 PMD_DRV_LOG(DEBUG, "tx_errors: %lu", nes->tx_errors);
1087 PMD_DRV_LOG(DEBUG, "***************** VSI[%u] stats end *******************",
1091 /* Get all statistics of a port */
1093 i40e_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
1096 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1097 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1098 struct i40e_hw_port_stats *ns = &pf->stats; /* new stats */
1099 struct i40e_hw_port_stats *os = &pf->stats_offset; /* old stats */
1101 /* Get statistics of struct i40e_eth_stats */
1102 i40e_stat_update_48(hw, I40E_GLPRT_GORCH(hw->port),
1103 I40E_GLPRT_GORCL(hw->port),
1104 pf->offset_loaded, &os->eth.rx_bytes,
1106 i40e_stat_update_48(hw, I40E_GLPRT_UPRCH(hw->port),
1107 I40E_GLPRT_UPRCL(hw->port),
1108 pf->offset_loaded, &os->eth.rx_unicast,
1109 &ns->eth.rx_unicast);
1110 i40e_stat_update_48(hw, I40E_GLPRT_MPRCH(hw->port),
1111 I40E_GLPRT_MPRCL(hw->port),
1112 pf->offset_loaded, &os->eth.rx_multicast,
1113 &ns->eth.rx_multicast);
1114 i40e_stat_update_48(hw, I40E_GLPRT_BPRCH(hw->port),
1115 I40E_GLPRT_BPRCL(hw->port),
1116 pf->offset_loaded, &os->eth.rx_broadcast,
1117 &ns->eth.rx_broadcast);
1118 i40e_stat_update_32(hw, I40E_GLPRT_RDPC(hw->port),
1119 pf->offset_loaded, &os->eth.rx_discards,
1120 &ns->eth.rx_discards);
1121 /* GLPRT_REPC not supported */
1122 /* GLPRT_RMPC not supported */
1123 i40e_stat_update_32(hw, I40E_GLPRT_RUPP(hw->port),
1125 &os->eth.rx_unknown_protocol,
1126 &ns->eth.rx_unknown_protocol);
1127 i40e_stat_update_48(hw, I40E_GLPRT_GOTCH(hw->port),
1128 I40E_GLPRT_GOTCL(hw->port),
1129 pf->offset_loaded, &os->eth.tx_bytes,
1131 i40e_stat_update_48(hw, I40E_GLPRT_UPTCH(hw->port),
1132 I40E_GLPRT_UPTCL(hw->port),
1133 pf->offset_loaded, &os->eth.tx_unicast,
1134 &ns->eth.tx_unicast);
1135 i40e_stat_update_48(hw, I40E_GLPRT_MPTCH(hw->port),
1136 I40E_GLPRT_MPTCL(hw->port),
1137 pf->offset_loaded, &os->eth.tx_multicast,
1138 &ns->eth.tx_multicast);
1139 i40e_stat_update_48(hw, I40E_GLPRT_BPTCH(hw->port),
1140 I40E_GLPRT_BPTCL(hw->port),
1141 pf->offset_loaded, &os->eth.tx_broadcast,
1142 &ns->eth.tx_broadcast);
1143 i40e_stat_update_32(hw, I40E_GLPRT_TDPC(hw->port),
1144 pf->offset_loaded, &os->eth.tx_discards,
1145 &ns->eth.tx_discards);
1146 /* GLPRT_TEPC not supported */
1148 /* additional port specific stats */
1149 i40e_stat_update_32(hw, I40E_GLPRT_TDOLD(hw->port),
1150 pf->offset_loaded, &os->tx_dropped_link_down,
1151 &ns->tx_dropped_link_down);
1152 i40e_stat_update_32(hw, I40E_GLPRT_CRCERRS(hw->port),
1153 pf->offset_loaded, &os->crc_errors,
1155 i40e_stat_update_32(hw, I40E_GLPRT_ILLERRC(hw->port),
1156 pf->offset_loaded, &os->illegal_bytes,
1157 &ns->illegal_bytes);
1158 /* GLPRT_ERRBC not supported */
1159 i40e_stat_update_32(hw, I40E_GLPRT_MLFC(hw->port),
1160 pf->offset_loaded, &os->mac_local_faults,
1161 &ns->mac_local_faults);
1162 i40e_stat_update_32(hw, I40E_GLPRT_MRFC(hw->port),
1163 pf->offset_loaded, &os->mac_remote_faults,
1164 &ns->mac_remote_faults);
1165 i40e_stat_update_32(hw, I40E_GLPRT_RLEC(hw->port),
1166 pf->offset_loaded, &os->rx_length_errors,
1167 &ns->rx_length_errors);
1168 i40e_stat_update_32(hw, I40E_GLPRT_LXONRXC(hw->port),
1169 pf->offset_loaded, &os->link_xon_rx,
1171 i40e_stat_update_32(hw, I40E_GLPRT_LXOFFRXC(hw->port),
1172 pf->offset_loaded, &os->link_xoff_rx,
1174 for (i = 0; i < 8; i++) {
1175 i40e_stat_update_32(hw, I40E_GLPRT_PXONRXC(hw->port, i),
1177 &os->priority_xon_rx[i],
1178 &ns->priority_xon_rx[i]);
1179 i40e_stat_update_32(hw, I40E_GLPRT_PXOFFRXC(hw->port, i),
1181 &os->priority_xoff_rx[i],
1182 &ns->priority_xoff_rx[i]);
1184 i40e_stat_update_32(hw, I40E_GLPRT_LXONTXC(hw->port),
1185 pf->offset_loaded, &os->link_xon_tx,
1187 i40e_stat_update_32(hw, I40E_GLPRT_LXOFFTXC(hw->port),
1188 pf->offset_loaded, &os->link_xoff_tx,
1190 for (i = 0; i < 8; i++) {
1191 i40e_stat_update_32(hw, I40E_GLPRT_PXONTXC(hw->port, i),
1193 &os->priority_xon_tx[i],
1194 &ns->priority_xon_tx[i]);
1195 i40e_stat_update_32(hw, I40E_GLPRT_PXOFFTXC(hw->port, i),
1197 &os->priority_xoff_tx[i],
1198 &ns->priority_xoff_tx[i]);
1199 i40e_stat_update_32(hw, I40E_GLPRT_RXON2OFFCNT(hw->port, i),
1201 &os->priority_xon_2_xoff[i],
1202 &ns->priority_xon_2_xoff[i]);
1204 i40e_stat_update_48(hw, I40E_GLPRT_PRC64H(hw->port),
1205 I40E_GLPRT_PRC64L(hw->port),
1206 pf->offset_loaded, &os->rx_size_64,
1208 i40e_stat_update_48(hw, I40E_GLPRT_PRC127H(hw->port),
1209 I40E_GLPRT_PRC127L(hw->port),
1210 pf->offset_loaded, &os->rx_size_127,
1212 i40e_stat_update_48(hw, I40E_GLPRT_PRC255H(hw->port),
1213 I40E_GLPRT_PRC255L(hw->port),
1214 pf->offset_loaded, &os->rx_size_255,
1216 i40e_stat_update_48(hw, I40E_GLPRT_PRC511H(hw->port),
1217 I40E_GLPRT_PRC511L(hw->port),
1218 pf->offset_loaded, &os->rx_size_511,
1220 i40e_stat_update_48(hw, I40E_GLPRT_PRC1023H(hw->port),
1221 I40E_GLPRT_PRC1023L(hw->port),
1222 pf->offset_loaded, &os->rx_size_1023,
1224 i40e_stat_update_48(hw, I40E_GLPRT_PRC1522H(hw->port),
1225 I40E_GLPRT_PRC1522L(hw->port),
1226 pf->offset_loaded, &os->rx_size_1522,
1228 i40e_stat_update_48(hw, I40E_GLPRT_PRC9522H(hw->port),
1229 I40E_GLPRT_PRC9522L(hw->port),
1230 pf->offset_loaded, &os->rx_size_big,
1232 i40e_stat_update_32(hw, I40E_GLPRT_RUC(hw->port),
1233 pf->offset_loaded, &os->rx_undersize,
1235 i40e_stat_update_32(hw, I40E_GLPRT_RFC(hw->port),
1236 pf->offset_loaded, &os->rx_fragments,
1238 i40e_stat_update_32(hw, I40E_GLPRT_ROC(hw->port),
1239 pf->offset_loaded, &os->rx_oversize,
1241 i40e_stat_update_32(hw, I40E_GLPRT_RJC(hw->port),
1242 pf->offset_loaded, &os->rx_jabber,
1244 i40e_stat_update_48(hw, I40E_GLPRT_PTC64H(hw->port),
1245 I40E_GLPRT_PTC64L(hw->port),
1246 pf->offset_loaded, &os->tx_size_64,
1248 i40e_stat_update_48(hw, I40E_GLPRT_PTC127H(hw->port),
1249 I40E_GLPRT_PTC127L(hw->port),
1250 pf->offset_loaded, &os->tx_size_127,
1252 i40e_stat_update_48(hw, I40E_GLPRT_PTC255H(hw->port),
1253 I40E_GLPRT_PTC255L(hw->port),
1254 pf->offset_loaded, &os->tx_size_255,
1256 i40e_stat_update_48(hw, I40E_GLPRT_PTC511H(hw->port),
1257 I40E_GLPRT_PTC511L(hw->port),
1258 pf->offset_loaded, &os->tx_size_511,
1260 i40e_stat_update_48(hw, I40E_GLPRT_PTC1023H(hw->port),
1261 I40E_GLPRT_PTC1023L(hw->port),
1262 pf->offset_loaded, &os->tx_size_1023,
1264 i40e_stat_update_48(hw, I40E_GLPRT_PTC1522H(hw->port),
1265 I40E_GLPRT_PTC1522L(hw->port),
1266 pf->offset_loaded, &os->tx_size_1522,
1268 i40e_stat_update_48(hw, I40E_GLPRT_PTC9522H(hw->port),
1269 I40E_GLPRT_PTC9522L(hw->port),
1270 pf->offset_loaded, &os->tx_size_big,
1272 /* GLPRT_MSPDC not supported */
1273 /* GLPRT_XEC not supported */
1275 pf->offset_loaded = true;
1278 i40e_update_vsi_stats(pf->main_vsi);
1280 stats->ipackets = ns->eth.rx_unicast + ns->eth.rx_multicast +
1281 ns->eth.rx_broadcast;
1282 stats->opackets = ns->eth.tx_unicast + ns->eth.tx_multicast +
1283 ns->eth.tx_broadcast;
1284 stats->ibytes = ns->eth.rx_bytes;
1285 stats->obytes = ns->eth.tx_bytes;
1286 stats->oerrors = ns->eth.tx_errors;
1287 stats->imcasts = ns->eth.rx_multicast;
1290 stats->ibadcrc = ns->crc_errors;
1291 stats->ibadlen = ns->rx_length_errors + ns->rx_undersize +
1292 ns->rx_oversize + ns->rx_fragments + ns->rx_jabber;
1293 stats->imissed = ns->eth.rx_discards;
1294 stats->ierrors = stats->ibadcrc + stats->ibadlen + stats->imissed;
1296 PMD_DRV_LOG(DEBUG, "***************** PF stats start *******************");
1297 PMD_DRV_LOG(DEBUG, "rx_bytes: %lu", ns->eth.rx_bytes);
1298 PMD_DRV_LOG(DEBUG, "rx_unicast: %lu", ns->eth.rx_unicast);
1299 PMD_DRV_LOG(DEBUG, "rx_multicast: %lu", ns->eth.rx_multicast);
1300 PMD_DRV_LOG(DEBUG, "rx_broadcast: %lu", ns->eth.rx_broadcast);
1301 PMD_DRV_LOG(DEBUG, "rx_discards: %lu", ns->eth.rx_discards);
1302 PMD_DRV_LOG(DEBUG, "rx_unknown_protocol: %lu",
1303 ns->eth.rx_unknown_protocol);
1304 PMD_DRV_LOG(DEBUG, "tx_bytes: %lu", ns->eth.tx_bytes);
1305 PMD_DRV_LOG(DEBUG, "tx_unicast: %lu", ns->eth.tx_unicast);
1306 PMD_DRV_LOG(DEBUG, "tx_multicast: %lu", ns->eth.tx_multicast);
1307 PMD_DRV_LOG(DEBUG, "tx_broadcast: %lu", ns->eth.tx_broadcast);
1308 PMD_DRV_LOG(DEBUG, "tx_discards: %lu", ns->eth.tx_discards);
1309 PMD_DRV_LOG(DEBUG, "tx_errors: %lu", ns->eth.tx_errors);
1311 PMD_DRV_LOG(DEBUG, "tx_dropped_link_down: %lu",
1312 ns->tx_dropped_link_down);
1313 PMD_DRV_LOG(DEBUG, "crc_errors: %lu", ns->crc_errors);
1314 PMD_DRV_LOG(DEBUG, "illegal_bytes: %lu",
1316 PMD_DRV_LOG(DEBUG, "error_bytes: %lu", ns->error_bytes);
1317 PMD_DRV_LOG(DEBUG, "mac_local_faults: %lu",
1318 ns->mac_local_faults);
1319 PMD_DRV_LOG(DEBUG, "mac_remote_faults: %lu",
1320 ns->mac_remote_faults);
1321 PMD_DRV_LOG(DEBUG, "rx_length_errors: %lu",
1322 ns->rx_length_errors);
1323 PMD_DRV_LOG(DEBUG, "link_xon_rx: %lu", ns->link_xon_rx);
1324 PMD_DRV_LOG(DEBUG, "link_xoff_rx: %lu", ns->link_xoff_rx);
1325 for (i = 0; i < 8; i++) {
1326 PMD_DRV_LOG(DEBUG, "priority_xon_rx[%d]: %lu",
1327 i, ns->priority_xon_rx[i]);
1328 PMD_DRV_LOG(DEBUG, "priority_xoff_rx[%d]: %lu",
1329 i, ns->priority_xoff_rx[i]);
1331 PMD_DRV_LOG(DEBUG, "link_xon_tx: %lu", ns->link_xon_tx);
1332 PMD_DRV_LOG(DEBUG, "link_xoff_tx: %lu", ns->link_xoff_tx);
1333 for (i = 0; i < 8; i++) {
1334 PMD_DRV_LOG(DEBUG, "priority_xon_tx[%d]: %lu",
1335 i, ns->priority_xon_tx[i]);
1336 PMD_DRV_LOG(DEBUG, "priority_xoff_tx[%d]: %lu",
1337 i, ns->priority_xoff_tx[i]);
1338 PMD_DRV_LOG(DEBUG, "priority_xon_2_xoff[%d]: %lu",
1339 i, ns->priority_xon_2_xoff[i]);
1341 PMD_DRV_LOG(DEBUG, "rx_size_64: %lu", ns->rx_size_64);
1342 PMD_DRV_LOG(DEBUG, "rx_size_127: %lu", ns->rx_size_127);
1343 PMD_DRV_LOG(DEBUG, "rx_size_255: %lu", ns->rx_size_255);
1344 PMD_DRV_LOG(DEBUG, "rx_size_511: %lu", ns->rx_size_511);
1345 PMD_DRV_LOG(DEBUG, "rx_size_1023: %lu", ns->rx_size_1023);
1346 PMD_DRV_LOG(DEBUG, "rx_size_1522: %lu", ns->rx_size_1522);
1347 PMD_DRV_LOG(DEBUG, "rx_size_big: %lu", ns->rx_size_big);
1348 PMD_DRV_LOG(DEBUG, "rx_undersize: %lu", ns->rx_undersize);
1349 PMD_DRV_LOG(DEBUG, "rx_fragments: %lu", ns->rx_fragments);
1350 PMD_DRV_LOG(DEBUG, "rx_oversize: %lu", ns->rx_oversize);
1351 PMD_DRV_LOG(DEBUG, "rx_jabber: %lu", ns->rx_jabber);
1352 PMD_DRV_LOG(DEBUG, "tx_size_64: %lu", ns->tx_size_64);
1353 PMD_DRV_LOG(DEBUG, "tx_size_127: %lu", ns->tx_size_127);
1354 PMD_DRV_LOG(DEBUG, "tx_size_255: %lu", ns->tx_size_255);
1355 PMD_DRV_LOG(DEBUG, "tx_size_511: %lu", ns->tx_size_511);
1356 PMD_DRV_LOG(DEBUG, "tx_size_1023: %lu", ns->tx_size_1023);
1357 PMD_DRV_LOG(DEBUG, "tx_size_1522: %lu", ns->tx_size_1522);
1358 PMD_DRV_LOG(DEBUG, "tx_size_big: %lu", ns->tx_size_big);
1359 PMD_DRV_LOG(DEBUG, "mac_short_packet_dropped: %lu",
1360 ns->mac_short_packet_dropped);
1361 PMD_DRV_LOG(DEBUG, "checksum_error: %lu",
1362 ns->checksum_error);
1363 PMD_DRV_LOG(DEBUG, "***************** PF stats end ********************");
1366 /* Reset the statistics */
1368 i40e_dev_stats_reset(struct rte_eth_dev *dev)
1370 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1372 /* It results in reloading the start point of each counter */
1373 pf->offset_loaded = false;
1377 i40e_dev_queue_stats_mapping_set(__rte_unused struct rte_eth_dev *dev,
1378 __rte_unused uint16_t queue_id,
1379 __rte_unused uint8_t stat_idx,
1380 __rte_unused uint8_t is_rx)
1382 PMD_INIT_FUNC_TRACE();
1388 i40e_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
1390 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1391 struct i40e_vsi *vsi = pf->main_vsi;
1393 dev_info->max_rx_queues = vsi->nb_qps;
1394 dev_info->max_tx_queues = vsi->nb_qps;
1395 dev_info->min_rx_bufsize = I40E_BUF_SIZE_MIN;
1396 dev_info->max_rx_pktlen = I40E_FRAME_SIZE_MAX;
1397 dev_info->max_mac_addrs = vsi->max_macaddrs;
1398 dev_info->max_vfs = dev->pci_dev->max_vfs;
1399 dev_info->rx_offload_capa =
1400 DEV_RX_OFFLOAD_VLAN_STRIP |
1401 DEV_RX_OFFLOAD_IPV4_CKSUM |
1402 DEV_RX_OFFLOAD_UDP_CKSUM |
1403 DEV_RX_OFFLOAD_TCP_CKSUM;
1404 dev_info->tx_offload_capa =
1405 DEV_TX_OFFLOAD_VLAN_INSERT |
1406 DEV_TX_OFFLOAD_IPV4_CKSUM |
1407 DEV_TX_OFFLOAD_UDP_CKSUM |
1408 DEV_TX_OFFLOAD_TCP_CKSUM |
1409 DEV_TX_OFFLOAD_SCTP_CKSUM;
1411 dev_info->default_rxconf = (struct rte_eth_rxconf) {
1413 .pthresh = I40E_DEFAULT_RX_PTHRESH,
1414 .hthresh = I40E_DEFAULT_RX_HTHRESH,
1415 .wthresh = I40E_DEFAULT_RX_WTHRESH,
1417 .rx_free_thresh = I40E_DEFAULT_RX_FREE_THRESH,
1421 dev_info->default_txconf = (struct rte_eth_txconf) {
1423 .pthresh = I40E_DEFAULT_TX_PTHRESH,
1424 .hthresh = I40E_DEFAULT_TX_HTHRESH,
1425 .wthresh = I40E_DEFAULT_TX_WTHRESH,
1427 .tx_free_thresh = I40E_DEFAULT_TX_FREE_THRESH,
1428 .tx_rs_thresh = I40E_DEFAULT_TX_RSBIT_THRESH,
1429 .txq_flags = ETH_TXQ_FLAGS_NOMULTSEGS | ETH_TXQ_FLAGS_NOOFFLOADS,
1435 i40e_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
1437 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1438 struct i40e_vsi *vsi = pf->main_vsi;
1439 PMD_INIT_FUNC_TRACE();
1442 return i40e_vsi_add_vlan(vsi, vlan_id);
1444 return i40e_vsi_delete_vlan(vsi, vlan_id);
1448 i40e_vlan_tpid_set(__rte_unused struct rte_eth_dev *dev,
1449 __rte_unused uint16_t tpid)
1451 PMD_INIT_FUNC_TRACE();
1455 i40e_vlan_offload_set(struct rte_eth_dev *dev, int mask)
1457 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1458 struct i40e_vsi *vsi = pf->main_vsi;
1460 if (mask & ETH_VLAN_STRIP_MASK) {
1461 /* Enable or disable VLAN stripping */
1462 if (dev->data->dev_conf.rxmode.hw_vlan_strip)
1463 i40e_vsi_config_vlan_stripping(vsi, TRUE);
1465 i40e_vsi_config_vlan_stripping(vsi, FALSE);
1468 if (mask & ETH_VLAN_EXTEND_MASK) {
1469 if (dev->data->dev_conf.rxmode.hw_vlan_extend)
1470 i40e_vsi_config_double_vlan(vsi, TRUE);
1472 i40e_vsi_config_double_vlan(vsi, FALSE);
1477 i40e_vlan_strip_queue_set(__rte_unused struct rte_eth_dev *dev,
1478 __rte_unused uint16_t queue,
1479 __rte_unused int on)
1481 PMD_INIT_FUNC_TRACE();
1485 i40e_vlan_pvid_set(struct rte_eth_dev *dev, uint16_t pvid, int on)
1487 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1488 struct i40e_vsi *vsi = pf->main_vsi;
1489 struct rte_eth_dev_data *data = I40E_VSI_TO_DEV_DATA(vsi);
1490 struct i40e_vsi_vlan_pvid_info info;
1492 memset(&info, 0, sizeof(info));
1495 info.config.pvid = pvid;
1497 info.config.reject.tagged =
1498 data->dev_conf.txmode.hw_vlan_reject_tagged;
1499 info.config.reject.untagged =
1500 data->dev_conf.txmode.hw_vlan_reject_untagged;
1503 return i40e_vsi_vlan_pvid_set(vsi, &info);
1507 i40e_dev_led_on(struct rte_eth_dev *dev)
1509 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1510 uint32_t mode = i40e_led_get(hw);
1513 i40e_led_set(hw, 0xf, true); /* 0xf means led always true */
1519 i40e_dev_led_off(struct rte_eth_dev *dev)
1521 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1522 uint32_t mode = i40e_led_get(hw);
1525 i40e_led_set(hw, 0, false);
1531 i40e_flow_ctrl_set(__rte_unused struct rte_eth_dev *dev,
1532 __rte_unused struct rte_eth_fc_conf *fc_conf)
1534 PMD_INIT_FUNC_TRACE();
1540 i40e_priority_flow_ctrl_set(__rte_unused struct rte_eth_dev *dev,
1541 __rte_unused struct rte_eth_pfc_conf *pfc_conf)
1543 PMD_INIT_FUNC_TRACE();
1548 /* Add a MAC address, and update filters */
1550 i40e_macaddr_add(struct rte_eth_dev *dev,
1551 struct ether_addr *mac_addr,
1552 __attribute__((unused)) uint32_t index,
1553 __attribute__((unused)) uint32_t pool)
1555 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1556 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1557 struct i40e_vsi *vsi = pf->main_vsi;
1558 struct ether_addr old_mac;
1561 if (!is_valid_assigned_ether_addr(mac_addr)) {
1562 PMD_DRV_LOG(ERR, "Invalid ethernet address");
1566 if (is_same_ether_addr(mac_addr, &(pf->dev_addr))) {
1567 PMD_DRV_LOG(INFO, "Ignore adding permanent mac address");
1571 /* Write mac address */
1572 ret = i40e_aq_mac_address_write(hw, I40E_AQC_WRITE_TYPE_LAA_ONLY,
1573 mac_addr->addr_bytes, NULL);
1574 if (ret != I40E_SUCCESS) {
1575 PMD_DRV_LOG(ERR, "Failed to write mac address");
1579 (void)rte_memcpy(&old_mac, hw->mac.addr, ETHER_ADDR_LEN);
1580 (void)rte_memcpy(hw->mac.addr, mac_addr->addr_bytes,
1583 ret = i40e_vsi_add_mac(vsi, mac_addr);
1584 if (ret != I40E_SUCCESS) {
1585 PMD_DRV_LOG(ERR, "Failed to add MACVLAN filter");
1589 ether_addr_copy(mac_addr, &pf->dev_addr);
1590 i40e_vsi_delete_mac(vsi, &old_mac);
1593 /* Remove a MAC address, and update filters */
1595 i40e_macaddr_remove(struct rte_eth_dev *dev, uint32_t index)
1597 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1598 struct i40e_vsi *vsi = pf->main_vsi;
1599 struct rte_eth_dev_data *data = I40E_VSI_TO_DEV_DATA(vsi);
1600 struct ether_addr *macaddr;
1602 struct i40e_hw *hw =
1603 I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1605 if (index >= vsi->max_macaddrs)
1608 macaddr = &(data->mac_addrs[index]);
1609 if (!is_valid_assigned_ether_addr(macaddr))
1612 ret = i40e_aq_mac_address_write(hw, I40E_AQC_WRITE_TYPE_LAA_ONLY,
1613 hw->mac.perm_addr, NULL);
1614 if (ret != I40E_SUCCESS) {
1615 PMD_DRV_LOG(ERR, "Failed to write mac address");
1619 (void)rte_memcpy(hw->mac.addr, hw->mac.perm_addr, ETHER_ADDR_LEN);
1621 ret = i40e_vsi_delete_mac(vsi, macaddr);
1622 if (ret != I40E_SUCCESS)
1625 /* Clear device address as it has been removed */
1626 if (is_same_ether_addr(&(pf->dev_addr), macaddr))
1627 memset(&pf->dev_addr, 0, sizeof(struct ether_addr));
1631 i40e_dev_rss_reta_update(struct rte_eth_dev *dev,
1632 struct rte_eth_rss_reta *reta_conf)
1634 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1636 uint8_t i, j, mask, max = ETH_RSS_RETA_NUM_ENTRIES / 2;
1638 for (i = 0; i < ETH_RSS_RETA_NUM_ENTRIES; i += 4) {
1640 mask = (uint8_t)((reta_conf->mask_lo >> i) & 0xF);
1642 mask = (uint8_t)((reta_conf->mask_hi >>
1651 l = I40E_READ_REG(hw, I40E_PFQF_HLUT(i >> 2));
1653 for (j = 0, lut = 0; j < 4; j++) {
1654 if (mask & (0x1 << j))
1655 lut |= reta_conf->reta[i + j] << (8 * j);
1657 lut |= l & (0xFF << (8 * j));
1659 I40E_WRITE_REG(hw, I40E_PFQF_HLUT(i >> 2), lut);
1666 i40e_dev_rss_reta_query(struct rte_eth_dev *dev,
1667 struct rte_eth_rss_reta *reta_conf)
1669 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1671 uint8_t i, j, mask, max = ETH_RSS_RETA_NUM_ENTRIES / 2;
1673 for (i = 0; i < ETH_RSS_RETA_NUM_ENTRIES; i += 4) {
1675 mask = (uint8_t)((reta_conf->mask_lo >> i) & 0xF);
1677 mask = (uint8_t)((reta_conf->mask_hi >>
1683 lut = I40E_READ_REG(hw, I40E_PFQF_HLUT(i >> 2));
1684 for (j = 0; j < 4; j++) {
1685 if (mask & (0x1 << j))
1686 reta_conf->reta[i + j] =
1687 (uint8_t)((lut >> (8 * j)) & 0xFF);
1695 * i40e_allocate_dma_mem_d - specific memory alloc for shared code (base driver)
1696 * @hw: pointer to the HW structure
1697 * @mem: pointer to mem struct to fill out
1698 * @size: size of memory requested
1699 * @alignment: what to align the allocation to
1701 enum i40e_status_code
1702 i40e_allocate_dma_mem_d(__attribute__((unused)) struct i40e_hw *hw,
1703 struct i40e_dma_mem *mem,
1707 static uint64_t id = 0;
1708 const struct rte_memzone *mz = NULL;
1709 char z_name[RTE_MEMZONE_NAMESIZE];
1712 return I40E_ERR_PARAM;
1715 snprintf(z_name, sizeof(z_name), "i40e_dma_%"PRIu64, id);
1716 #ifdef RTE_LIBRTE_XEN_DOM0
1717 mz = rte_memzone_reserve_bounded(z_name, size, 0, 0, alignment,
1720 mz = rte_memzone_reserve_aligned(z_name, size, 0, 0, alignment);
1723 return I40E_ERR_NO_MEMORY;
1728 #ifdef RTE_LIBRTE_XEN_DOM0
1729 mem->pa = rte_mem_phy2mch(mz->memseg_id, mz->phys_addr);
1731 mem->pa = mz->phys_addr;
1734 return I40E_SUCCESS;
1738 * i40e_free_dma_mem_d - specific memory free for shared code (base driver)
1739 * @hw: pointer to the HW structure
1740 * @mem: ptr to mem struct to free
1742 enum i40e_status_code
1743 i40e_free_dma_mem_d(__attribute__((unused)) struct i40e_hw *hw,
1744 struct i40e_dma_mem *mem)
1746 if (!mem || !mem->va)
1747 return I40E_ERR_PARAM;
1752 return I40E_SUCCESS;
1756 * i40e_allocate_virt_mem_d - specific memory alloc for shared code (base driver)
1757 * @hw: pointer to the HW structure
1758 * @mem: pointer to mem struct to fill out
1759 * @size: size of memory requested
1761 enum i40e_status_code
1762 i40e_allocate_virt_mem_d(__attribute__((unused)) struct i40e_hw *hw,
1763 struct i40e_virt_mem *mem,
1767 return I40E_ERR_PARAM;
1770 mem->va = rte_zmalloc("i40e", size, 0);
1773 return I40E_SUCCESS;
1775 return I40E_ERR_NO_MEMORY;
1779 * i40e_free_virt_mem_d - specific memory free for shared code (base driver)
1780 * @hw: pointer to the HW structure
1781 * @mem: pointer to mem struct to free
1783 enum i40e_status_code
1784 i40e_free_virt_mem_d(__attribute__((unused)) struct i40e_hw *hw,
1785 struct i40e_virt_mem *mem)
1788 return I40E_ERR_PARAM;
1793 return I40E_SUCCESS;
1797 i40e_init_spinlock_d(struct i40e_spinlock *sp)
1799 rte_spinlock_init(&sp->spinlock);
1803 i40e_acquire_spinlock_d(struct i40e_spinlock *sp)
1805 rte_spinlock_lock(&sp->spinlock);
1809 i40e_release_spinlock_d(struct i40e_spinlock *sp)
1811 rte_spinlock_unlock(&sp->spinlock);
1815 i40e_destroy_spinlock_d(__attribute__((unused)) struct i40e_spinlock *sp)
1821 * Get the hardware capabilities, which will be parsed
1822 * and saved into struct i40e_hw.
1825 i40e_get_cap(struct i40e_hw *hw)
1827 struct i40e_aqc_list_capabilities_element_resp *buf;
1828 uint16_t len, size = 0;
1831 /* Calculate a huge enough buff for saving response data temporarily */
1832 len = sizeof(struct i40e_aqc_list_capabilities_element_resp) *
1833 I40E_MAX_CAP_ELE_NUM;
1834 buf = rte_zmalloc("i40e", len, 0);
1836 PMD_DRV_LOG(ERR, "Failed to allocate memory");
1837 return I40E_ERR_NO_MEMORY;
1840 /* Get, parse the capabilities and save it to hw */
1841 ret = i40e_aq_discover_capabilities(hw, buf, len, &size,
1842 i40e_aqc_opc_list_func_capabilities, NULL);
1843 if (ret != I40E_SUCCESS)
1844 PMD_DRV_LOG(ERR, "Failed to discover capabilities");
1846 /* Free the temporary buffer after being used */
1853 i40e_pf_parameter_init(struct rte_eth_dev *dev)
1855 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1856 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
1857 uint16_t sum_queues = 0, sum_vsis;
1859 /* First check if FW support SRIOV */
1860 if (dev->pci_dev->max_vfs && !hw->func_caps.sr_iov_1_1) {
1861 PMD_INIT_LOG(ERR, "HW configuration doesn't support SRIOV");
1865 pf->flags = I40E_FLAG_HEADER_SPLIT_DISABLED;
1866 pf->max_num_vsi = RTE_MIN(hw->func_caps.num_vsis, I40E_MAX_NUM_VSIS);
1867 PMD_INIT_LOG(INFO, "Max supported VSIs:%u", pf->max_num_vsi);
1868 /* Allocate queues for pf */
1869 if (hw->func_caps.rss) {
1870 pf->flags |= I40E_FLAG_RSS;
1871 pf->lan_nb_qps = RTE_MIN(hw->func_caps.num_tx_qp,
1872 (uint32_t)(1 << hw->func_caps.rss_table_entry_width));
1873 pf->lan_nb_qps = i40e_prev_power_of_2(pf->lan_nb_qps);
1876 sum_queues = pf->lan_nb_qps;
1877 /* Default VSI is not counted in */
1879 PMD_INIT_LOG(INFO, "PF queue pairs:%u", pf->lan_nb_qps);
1881 if (hw->func_caps.sr_iov_1_1 && dev->pci_dev->max_vfs) {
1882 pf->flags |= I40E_FLAG_SRIOV;
1883 pf->vf_nb_qps = RTE_LIBRTE_I40E_QUEUE_NUM_PER_VF;
1884 if (dev->pci_dev->max_vfs > hw->func_caps.num_vfs) {
1885 PMD_INIT_LOG(ERR, "Config VF number %u, "
1886 "max supported %u.",
1887 dev->pci_dev->max_vfs,
1888 hw->func_caps.num_vfs);
1891 if (pf->vf_nb_qps > I40E_MAX_QP_NUM_PER_VF) {
1892 PMD_INIT_LOG(ERR, "FVL VF queue %u, "
1893 "max support %u queues.",
1894 pf->vf_nb_qps, I40E_MAX_QP_NUM_PER_VF);
1897 pf->vf_num = dev->pci_dev->max_vfs;
1898 sum_queues += pf->vf_nb_qps * pf->vf_num;
1899 sum_vsis += pf->vf_num;
1900 PMD_INIT_LOG(INFO, "Max VF num:%u each has queue pairs:%u",
1901 pf->vf_num, pf->vf_nb_qps);
1905 if (hw->func_caps.vmdq) {
1906 pf->flags |= I40E_FLAG_VMDQ;
1907 pf->vmdq_nb_qps = I40E_DEFAULT_QP_NUM_VMDQ;
1908 sum_queues += pf->vmdq_nb_qps;
1910 PMD_INIT_LOG(INFO, "VMDQ queue pairs:%u", pf->vmdq_nb_qps);
1913 if (hw->func_caps.fd) {
1914 pf->flags |= I40E_FLAG_FDIR;
1915 pf->fdir_nb_qps = I40E_DEFAULT_QP_NUM_FDIR;
1917 * Each flow director consumes one VSI and one queue,
1918 * but can't calculate out predictably here.
1922 if (sum_vsis > pf->max_num_vsi ||
1923 sum_queues > hw->func_caps.num_rx_qp) {
1924 PMD_INIT_LOG(ERR, "VSI/QUEUE setting can't be satisfied");
1925 PMD_INIT_LOG(ERR, "Max VSIs: %u, asked:%u",
1926 pf->max_num_vsi, sum_vsis);
1927 PMD_INIT_LOG(ERR, "Total queue pairs:%u, asked:%u",
1928 hw->func_caps.num_rx_qp, sum_queues);
1932 /* Each VSI occupy 1 MSIX interrupt at least, plus IRQ0 for misc intr
1934 if (sum_vsis > hw->func_caps.num_msix_vectors - 1) {
1935 PMD_INIT_LOG(ERR, "Too many VSIs(%u), MSIX intr(%u) not enough",
1936 sum_vsis, hw->func_caps.num_msix_vectors);
1939 return I40E_SUCCESS;
1943 i40e_pf_get_switch_config(struct i40e_pf *pf)
1945 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
1946 struct i40e_aqc_get_switch_config_resp *switch_config;
1947 struct i40e_aqc_switch_config_element_resp *element;
1948 uint16_t start_seid = 0, num_reported;
1951 switch_config = (struct i40e_aqc_get_switch_config_resp *)\
1952 rte_zmalloc("i40e", I40E_AQ_LARGE_BUF, 0);
1953 if (!switch_config) {
1954 PMD_DRV_LOG(ERR, "Failed to allocated memory");
1958 /* Get the switch configurations */
1959 ret = i40e_aq_get_switch_config(hw, switch_config,
1960 I40E_AQ_LARGE_BUF, &start_seid, NULL);
1961 if (ret != I40E_SUCCESS) {
1962 PMD_DRV_LOG(ERR, "Failed to get switch configurations");
1965 num_reported = rte_le_to_cpu_16(switch_config->header.num_reported);
1966 if (num_reported != 1) { /* The number should be 1 */
1967 PMD_DRV_LOG(ERR, "Wrong number of switch config reported");
1971 /* Parse the switch configuration elements */
1972 element = &(switch_config->element[0]);
1973 if (element->element_type == I40E_SWITCH_ELEMENT_TYPE_VSI) {
1974 pf->mac_seid = rte_le_to_cpu_16(element->uplink_seid);
1975 pf->main_vsi_seid = rte_le_to_cpu_16(element->seid);
1977 PMD_DRV_LOG(INFO, "Unknown element type");
1980 rte_free(switch_config);
1986 i40e_res_pool_init (struct i40e_res_pool_info *pool, uint32_t base,
1989 struct pool_entry *entry;
1991 if (pool == NULL || num == 0)
1994 entry = rte_zmalloc("i40e", sizeof(*entry), 0);
1995 if (entry == NULL) {
1996 PMD_DRV_LOG(ERR, "Failed to allocate memory for resource pool");
2000 /* queue heap initialize */
2001 pool->num_free = num;
2002 pool->num_alloc = 0;
2004 LIST_INIT(&pool->alloc_list);
2005 LIST_INIT(&pool->free_list);
2007 /* Initialize element */
2011 LIST_INSERT_HEAD(&pool->free_list, entry, next);
2016 i40e_res_pool_destroy(struct i40e_res_pool_info *pool)
2018 struct pool_entry *entry;
2023 LIST_FOREACH(entry, &pool->alloc_list, next) {
2024 LIST_REMOVE(entry, next);
2028 LIST_FOREACH(entry, &pool->free_list, next) {
2029 LIST_REMOVE(entry, next);
2034 pool->num_alloc = 0;
2036 LIST_INIT(&pool->alloc_list);
2037 LIST_INIT(&pool->free_list);
2041 i40e_res_pool_free(struct i40e_res_pool_info *pool,
2044 struct pool_entry *entry, *next, *prev, *valid_entry = NULL;
2045 uint32_t pool_offset;
2049 PMD_DRV_LOG(ERR, "Invalid parameter");
2053 pool_offset = base - pool->base;
2054 /* Lookup in alloc list */
2055 LIST_FOREACH(entry, &pool->alloc_list, next) {
2056 if (entry->base == pool_offset) {
2057 valid_entry = entry;
2058 LIST_REMOVE(entry, next);
2063 /* Not find, return */
2064 if (valid_entry == NULL) {
2065 PMD_DRV_LOG(ERR, "Failed to find entry");
2070 * Found it, move it to free list and try to merge.
2071 * In order to make merge easier, always sort it by qbase.
2072 * Find adjacent prev and last entries.
2075 LIST_FOREACH(entry, &pool->free_list, next) {
2076 if (entry->base > valid_entry->base) {
2084 /* Try to merge with next one*/
2086 /* Merge with next one */
2087 if (valid_entry->base + valid_entry->len == next->base) {
2088 next->base = valid_entry->base;
2089 next->len += valid_entry->len;
2090 rte_free(valid_entry);
2097 /* Merge with previous one */
2098 if (prev->base + prev->len == valid_entry->base) {
2099 prev->len += valid_entry->len;
2100 /* If it merge with next one, remove next node */
2102 LIST_REMOVE(valid_entry, next);
2103 rte_free(valid_entry);
2105 rte_free(valid_entry);
2111 /* Not find any entry to merge, insert */
2114 LIST_INSERT_AFTER(prev, valid_entry, next);
2115 else if (next != NULL)
2116 LIST_INSERT_BEFORE(next, valid_entry, next);
2117 else /* It's empty list, insert to head */
2118 LIST_INSERT_HEAD(&pool->free_list, valid_entry, next);
2121 pool->num_free += valid_entry->len;
2122 pool->num_alloc -= valid_entry->len;
2128 i40e_res_pool_alloc(struct i40e_res_pool_info *pool,
2131 struct pool_entry *entry, *valid_entry;
2133 if (pool == NULL || num == 0) {
2134 PMD_DRV_LOG(ERR, "Invalid parameter");
2138 if (pool->num_free < num) {
2139 PMD_DRV_LOG(ERR, "No resource. ask:%u, available:%u",
2140 num, pool->num_free);
2145 /* Lookup in free list and find most fit one */
2146 LIST_FOREACH(entry, &pool->free_list, next) {
2147 if (entry->len >= num) {
2149 if (entry->len == num) {
2150 valid_entry = entry;
2153 if (valid_entry == NULL || valid_entry->len > entry->len)
2154 valid_entry = entry;
2158 /* Not find one to satisfy the request, return */
2159 if (valid_entry == NULL) {
2160 PMD_DRV_LOG(ERR, "No valid entry found");
2164 * The entry have equal queue number as requested,
2165 * remove it from alloc_list.
2167 if (valid_entry->len == num) {
2168 LIST_REMOVE(valid_entry, next);
2171 * The entry have more numbers than requested,
2172 * create a new entry for alloc_list and minus its
2173 * queue base and number in free_list.
2175 entry = rte_zmalloc("res_pool", sizeof(*entry), 0);
2176 if (entry == NULL) {
2177 PMD_DRV_LOG(ERR, "Failed to allocate memory for "
2181 entry->base = valid_entry->base;
2183 valid_entry->base += num;
2184 valid_entry->len -= num;
2185 valid_entry = entry;
2188 /* Insert it into alloc list, not sorted */
2189 LIST_INSERT_HEAD(&pool->alloc_list, valid_entry, next);
2191 pool->num_free -= valid_entry->len;
2192 pool->num_alloc += valid_entry->len;
2194 return (valid_entry->base + pool->base);
2198 * bitmap_is_subset - Check whether src2 is subset of src1
2201 bitmap_is_subset(uint8_t src1, uint8_t src2)
2203 return !((src1 ^ src2) & src2);
2207 validate_tcmap_parameter(struct i40e_vsi *vsi, uint8_t enabled_tcmap)
2209 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2211 /* If DCB is not supported, only default TC is supported */
2212 if (!hw->func_caps.dcb && enabled_tcmap != I40E_DEFAULT_TCMAP) {
2213 PMD_DRV_LOG(ERR, "DCB is not enabled, only TC0 is supported");
2217 if (!bitmap_is_subset(hw->func_caps.enabled_tcmap, enabled_tcmap)) {
2218 PMD_DRV_LOG(ERR, "Enabled TC map 0x%x not applicable to "
2219 "HW support 0x%x", hw->func_caps.enabled_tcmap,
2223 return I40E_SUCCESS;
2227 i40e_vsi_vlan_pvid_set(struct i40e_vsi *vsi,
2228 struct i40e_vsi_vlan_pvid_info *info)
2231 struct i40e_vsi_context ctxt;
2232 uint8_t vlan_flags = 0;
2235 if (vsi == NULL || info == NULL) {
2236 PMD_DRV_LOG(ERR, "invalid parameters");
2237 return I40E_ERR_PARAM;
2241 vsi->info.pvid = info->config.pvid;
2243 * If insert pvid is enabled, only tagged pkts are
2244 * allowed to be sent out.
2246 vlan_flags |= I40E_AQ_VSI_PVLAN_INSERT_PVID |
2247 I40E_AQ_VSI_PVLAN_MODE_TAGGED;
2250 if (info->config.reject.tagged == 0)
2251 vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_TAGGED;
2253 if (info->config.reject.untagged == 0)
2254 vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_UNTAGGED;
2256 vsi->info.port_vlan_flags &= ~(I40E_AQ_VSI_PVLAN_INSERT_PVID |
2257 I40E_AQ_VSI_PVLAN_MODE_MASK);
2258 vsi->info.port_vlan_flags |= vlan_flags;
2259 vsi->info.valid_sections =
2260 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_VLAN_VALID);
2261 memset(&ctxt, 0, sizeof(ctxt));
2262 (void)rte_memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
2263 ctxt.seid = vsi->seid;
2265 hw = I40E_VSI_TO_HW(vsi);
2266 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
2267 if (ret != I40E_SUCCESS)
2268 PMD_DRV_LOG(ERR, "Failed to update VSI params");
2274 i40e_vsi_update_tc_bandwidth(struct i40e_vsi *vsi, uint8_t enabled_tcmap)
2276 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2278 struct i40e_aqc_configure_vsi_tc_bw_data tc_bw_data;
2280 ret = validate_tcmap_parameter(vsi, enabled_tcmap);
2281 if (ret != I40E_SUCCESS)
2285 PMD_DRV_LOG(ERR, "seid not valid");
2289 memset(&tc_bw_data, 0, sizeof(tc_bw_data));
2290 tc_bw_data.tc_valid_bits = enabled_tcmap;
2291 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
2292 tc_bw_data.tc_bw_credits[i] =
2293 (enabled_tcmap & (1 << i)) ? 1 : 0;
2295 ret = i40e_aq_config_vsi_tc_bw(hw, vsi->seid, &tc_bw_data, NULL);
2296 if (ret != I40E_SUCCESS) {
2297 PMD_DRV_LOG(ERR, "Failed to configure TC BW");
2301 (void)rte_memcpy(vsi->info.qs_handle, tc_bw_data.qs_handles,
2302 sizeof(vsi->info.qs_handle));
2303 return I40E_SUCCESS;
2307 i40e_vsi_config_tc_queue_mapping(struct i40e_vsi *vsi,
2308 struct i40e_aqc_vsi_properties_data *info,
2309 uint8_t enabled_tcmap)
2311 int ret, total_tc = 0, i;
2312 uint16_t qpnum_per_tc, bsf, qp_idx;
2314 ret = validate_tcmap_parameter(vsi, enabled_tcmap);
2315 if (ret != I40E_SUCCESS)
2318 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
2319 if (enabled_tcmap & (1 << i))
2321 vsi->enabled_tc = enabled_tcmap;
2323 /* Number of queues per enabled TC */
2324 qpnum_per_tc = i40e_prev_power_of_2(vsi->nb_qps / total_tc);
2325 qpnum_per_tc = RTE_MIN(qpnum_per_tc, I40E_MAX_Q_PER_TC);
2326 bsf = rte_bsf32(qpnum_per_tc);
2328 /* Adjust the queue number to actual queues that can be applied */
2329 vsi->nb_qps = qpnum_per_tc * total_tc;
2332 * Configure TC and queue mapping parameters, for enabled TC,
2333 * allocate qpnum_per_tc queues to this traffic. For disabled TC,
2334 * default queue will serve it.
2337 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
2338 if (vsi->enabled_tc & (1 << i)) {
2339 info->tc_mapping[i] = rte_cpu_to_le_16((qp_idx <<
2340 I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT) |
2341 (bsf << I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT));
2342 qp_idx += qpnum_per_tc;
2344 info->tc_mapping[i] = 0;
2347 /* Associate queue number with VSI */
2348 if (vsi->type == I40E_VSI_SRIOV) {
2349 info->mapping_flags |=
2350 rte_cpu_to_le_16(I40E_AQ_VSI_QUE_MAP_NONCONTIG);
2351 for (i = 0; i < vsi->nb_qps; i++)
2352 info->queue_mapping[i] =
2353 rte_cpu_to_le_16(vsi->base_queue + i);
2355 info->mapping_flags |=
2356 rte_cpu_to_le_16(I40E_AQ_VSI_QUE_MAP_CONTIG);
2357 info->queue_mapping[0] = rte_cpu_to_le_16(vsi->base_queue);
2359 info->valid_sections =
2360 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_QUEUE_MAP_VALID);
2362 return I40E_SUCCESS;
2366 i40e_veb_release(struct i40e_veb *veb)
2368 struct i40e_vsi *vsi;
2371 if (veb == NULL || veb->associate_vsi == NULL)
2374 if (!TAILQ_EMPTY(&veb->head)) {
2375 PMD_DRV_LOG(ERR, "VEB still has VSI attached, can't remove");
2379 vsi = veb->associate_vsi;
2380 hw = I40E_VSI_TO_HW(vsi);
2382 vsi->uplink_seid = veb->uplink_seid;
2383 i40e_aq_delete_element(hw, veb->seid, NULL);
2386 return I40E_SUCCESS;
2390 static struct i40e_veb *
2391 i40e_veb_setup(struct i40e_pf *pf, struct i40e_vsi *vsi)
2393 struct i40e_veb *veb;
2397 if (NULL == pf || vsi == NULL) {
2398 PMD_DRV_LOG(ERR, "veb setup failed, "
2399 "associated VSI shouldn't null");
2402 hw = I40E_PF_TO_HW(pf);
2404 veb = rte_zmalloc("i40e_veb", sizeof(struct i40e_veb), 0);
2406 PMD_DRV_LOG(ERR, "Failed to allocate memory for veb");
2410 veb->associate_vsi = vsi;
2411 TAILQ_INIT(&veb->head);
2412 veb->uplink_seid = vsi->uplink_seid;
2414 ret = i40e_aq_add_veb(hw, veb->uplink_seid, vsi->seid,
2415 I40E_DEFAULT_TCMAP, false, false, &veb->seid, NULL);
2417 if (ret != I40E_SUCCESS) {
2418 PMD_DRV_LOG(ERR, "Add veb failed, aq_err: %d",
2419 hw->aq.asq_last_status);
2423 /* get statistics index */
2424 ret = i40e_aq_get_veb_parameters(hw, veb->seid, NULL, NULL,
2425 &veb->stats_idx, NULL, NULL, NULL);
2426 if (ret != I40E_SUCCESS) {
2427 PMD_DRV_LOG(ERR, "Get veb statics index failed, aq_err: %d",
2428 hw->aq.asq_last_status);
2432 /* Get VEB bandwidth, to be implemented */
2433 /* Now associated vsi binding to the VEB, set uplink to this VEB */
2434 vsi->uplink_seid = veb->seid;
2443 i40e_vsi_release(struct i40e_vsi *vsi)
2447 struct i40e_vsi_list *vsi_list;
2449 struct i40e_mac_filter *f;
2452 return I40E_SUCCESS;
2454 pf = I40E_VSI_TO_PF(vsi);
2455 hw = I40E_VSI_TO_HW(vsi);
2457 /* VSI has child to attach, release child first */
2459 TAILQ_FOREACH(vsi_list, &vsi->veb->head, list) {
2460 if (i40e_vsi_release(vsi_list->vsi) != I40E_SUCCESS)
2462 TAILQ_REMOVE(&vsi->veb->head, vsi_list, list);
2464 i40e_veb_release(vsi->veb);
2467 /* Remove all macvlan filters of the VSI */
2468 i40e_vsi_remove_all_macvlan_filter(vsi);
2469 TAILQ_FOREACH(f, &vsi->mac_list, next)
2472 if (vsi->type != I40E_VSI_MAIN) {
2473 /* Remove vsi from parent's sibling list */
2474 if (vsi->parent_vsi == NULL || vsi->parent_vsi->veb == NULL) {
2475 PMD_DRV_LOG(ERR, "VSI's parent VSI is NULL");
2476 return I40E_ERR_PARAM;
2478 TAILQ_REMOVE(&vsi->parent_vsi->veb->head,
2479 &vsi->sib_vsi_list, list);
2481 /* Remove all switch element of the VSI */
2482 ret = i40e_aq_delete_element(hw, vsi->seid, NULL);
2483 if (ret != I40E_SUCCESS)
2484 PMD_DRV_LOG(ERR, "Failed to delete element");
2486 i40e_res_pool_free(&pf->qp_pool, vsi->base_queue);
2488 if (vsi->type != I40E_VSI_SRIOV)
2489 i40e_res_pool_free(&pf->msix_pool, vsi->msix_intr);
2492 return I40E_SUCCESS;
2496 i40e_update_default_filter_setting(struct i40e_vsi *vsi)
2498 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2499 struct i40e_aqc_remove_macvlan_element_data def_filter;
2502 if (vsi->type != I40E_VSI_MAIN)
2503 return I40E_ERR_CONFIG;
2504 memset(&def_filter, 0, sizeof(def_filter));
2505 (void)rte_memcpy(def_filter.mac_addr, hw->mac.perm_addr,
2507 def_filter.vlan_tag = 0;
2508 def_filter.flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH |
2509 I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
2510 ret = i40e_aq_remove_macvlan(hw, vsi->seid, &def_filter, 1, NULL);
2511 if (ret != I40E_SUCCESS) {
2512 struct i40e_mac_filter *f;
2514 PMD_DRV_LOG(WARNING, "Cannot remove the default "
2516 /* It needs to add the permanent mac into mac list */
2517 f = rte_zmalloc("macv_filter", sizeof(*f), 0);
2519 PMD_DRV_LOG(ERR, "failed to allocate memory");
2520 return I40E_ERR_NO_MEMORY;
2522 (void)rte_memcpy(&f->macaddr.addr_bytes, hw->mac.perm_addr,
2524 TAILQ_INSERT_TAIL(&vsi->mac_list, f, next);
2530 return i40e_vsi_add_mac(vsi, (struct ether_addr *)(hw->mac.perm_addr));
2534 i40e_vsi_dump_bw_config(struct i40e_vsi *vsi)
2536 struct i40e_aqc_query_vsi_bw_config_resp bw_config;
2537 struct i40e_aqc_query_vsi_ets_sla_config_resp ets_sla_config;
2538 struct i40e_hw *hw = &vsi->adapter->hw;
2542 memset(&bw_config, 0, sizeof(bw_config));
2543 ret = i40e_aq_query_vsi_bw_config(hw, vsi->seid, &bw_config, NULL);
2544 if (ret != I40E_SUCCESS) {
2545 PMD_DRV_LOG(ERR, "VSI failed to get bandwidth configuration %u",
2546 hw->aq.asq_last_status);
2550 memset(&ets_sla_config, 0, sizeof(ets_sla_config));
2551 ret = i40e_aq_query_vsi_ets_sla_config(hw, vsi->seid,
2552 &ets_sla_config, NULL);
2553 if (ret != I40E_SUCCESS) {
2554 PMD_DRV_LOG(ERR, "VSI failed to get TC bandwdith "
2555 "configuration %u", hw->aq.asq_last_status);
2559 /* Not store the info yet, just print out */
2560 PMD_DRV_LOG(INFO, "VSI bw limit:%u", bw_config.port_bw_limit);
2561 PMD_DRV_LOG(INFO, "VSI max_bw:%u", bw_config.max_bw);
2562 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
2563 PMD_DRV_LOG(INFO, "\tVSI TC%u:share credits %u", i,
2564 ets_sla_config.share_credits[i]);
2565 PMD_DRV_LOG(INFO, "\tVSI TC%u:credits %u", i,
2566 rte_le_to_cpu_16(ets_sla_config.credits[i]));
2567 PMD_DRV_LOG(INFO, "\tVSI TC%u: max credits: %u", i,
2568 rte_le_to_cpu_16(ets_sla_config.credits[i / 4]) >>
2577 i40e_vsi_setup(struct i40e_pf *pf,
2578 enum i40e_vsi_type type,
2579 struct i40e_vsi *uplink_vsi,
2580 uint16_t user_param)
2582 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
2583 struct i40e_vsi *vsi;
2585 struct i40e_vsi_context ctxt;
2586 struct ether_addr broadcast =
2587 {.addr_bytes = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}};
2589 if (type != I40E_VSI_MAIN && uplink_vsi == NULL) {
2590 PMD_DRV_LOG(ERR, "VSI setup failed, "
2591 "VSI link shouldn't be NULL");
2595 if (type == I40E_VSI_MAIN && uplink_vsi != NULL) {
2596 PMD_DRV_LOG(ERR, "VSI setup failed, MAIN VSI "
2597 "uplink VSI should be NULL");
2601 /* If uplink vsi didn't setup VEB, create one first */
2602 if (type != I40E_VSI_MAIN && uplink_vsi->veb == NULL) {
2603 uplink_vsi->veb = i40e_veb_setup(pf, uplink_vsi);
2605 if (NULL == uplink_vsi->veb) {
2606 PMD_DRV_LOG(ERR, "VEB setup failed");
2611 vsi = rte_zmalloc("i40e_vsi", sizeof(struct i40e_vsi), 0);
2613 PMD_DRV_LOG(ERR, "Failed to allocate memory for vsi");
2616 TAILQ_INIT(&vsi->mac_list);
2618 vsi->adapter = I40E_PF_TO_ADAPTER(pf);
2619 vsi->max_macaddrs = I40E_NUM_MACADDR_MAX;
2620 vsi->parent_vsi = uplink_vsi;
2621 vsi->user_param = user_param;
2622 /* Allocate queues */
2623 switch (vsi->type) {
2624 case I40E_VSI_MAIN :
2625 vsi->nb_qps = pf->lan_nb_qps;
2627 case I40E_VSI_SRIOV :
2628 vsi->nb_qps = pf->vf_nb_qps;
2633 ret = i40e_res_pool_alloc(&pf->qp_pool, vsi->nb_qps);
2635 PMD_DRV_LOG(ERR, "VSI %d allocate queue failed %d",
2639 vsi->base_queue = ret;
2641 /* VF has MSIX interrupt in VF range, don't allocate here */
2642 if (type != I40E_VSI_SRIOV) {
2643 ret = i40e_res_pool_alloc(&pf->msix_pool, 1);
2645 PMD_DRV_LOG(ERR, "VSI %d get heap failed %d", vsi->seid, ret);
2646 goto fail_queue_alloc;
2648 vsi->msix_intr = ret;
2652 if (type == I40E_VSI_MAIN) {
2653 /* For main VSI, no need to add since it's default one */
2654 vsi->uplink_seid = pf->mac_seid;
2655 vsi->seid = pf->main_vsi_seid;
2656 /* Bind queues with specific MSIX interrupt */
2658 * Needs 2 interrupt at least, one for misc cause which will
2659 * enabled from OS side, Another for queues binding the
2660 * interrupt from device side only.
2663 /* Get default VSI parameters from hardware */
2664 memset(&ctxt, 0, sizeof(ctxt));
2665 ctxt.seid = vsi->seid;
2666 ctxt.pf_num = hw->pf_id;
2667 ctxt.uplink_seid = vsi->uplink_seid;
2669 ret = i40e_aq_get_vsi_params(hw, &ctxt, NULL);
2670 if (ret != I40E_SUCCESS) {
2671 PMD_DRV_LOG(ERR, "Failed to get VSI params");
2672 goto fail_msix_alloc;
2674 (void)rte_memcpy(&vsi->info, &ctxt.info,
2675 sizeof(struct i40e_aqc_vsi_properties_data));
2676 vsi->vsi_id = ctxt.vsi_number;
2677 vsi->info.valid_sections = 0;
2679 /* Configure tc, enabled TC0 only */
2680 if (i40e_vsi_update_tc_bandwidth(vsi, I40E_DEFAULT_TCMAP) !=
2682 PMD_DRV_LOG(ERR, "Failed to update TC bandwidth");
2683 goto fail_msix_alloc;
2686 /* TC, queue mapping */
2687 memset(&ctxt, 0, sizeof(ctxt));
2688 vsi->info.valid_sections |=
2689 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_VLAN_VALID);
2690 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
2691 I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
2692 (void)rte_memcpy(&ctxt.info, &vsi->info,
2693 sizeof(struct i40e_aqc_vsi_properties_data));
2694 ret = i40e_vsi_config_tc_queue_mapping(vsi, &ctxt.info,
2695 I40E_DEFAULT_TCMAP);
2696 if (ret != I40E_SUCCESS) {
2697 PMD_DRV_LOG(ERR, "Failed to configure "
2698 "TC queue mapping");
2699 goto fail_msix_alloc;
2701 ctxt.seid = vsi->seid;
2702 ctxt.pf_num = hw->pf_id;
2703 ctxt.uplink_seid = vsi->uplink_seid;
2706 /* Update VSI parameters */
2707 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
2708 if (ret != I40E_SUCCESS) {
2709 PMD_DRV_LOG(ERR, "Failed to update VSI params");
2710 goto fail_msix_alloc;
2713 (void)rte_memcpy(&vsi->info.tc_mapping, &ctxt.info.tc_mapping,
2714 sizeof(vsi->info.tc_mapping));
2715 (void)rte_memcpy(&vsi->info.queue_mapping,
2716 &ctxt.info.queue_mapping,
2717 sizeof(vsi->info.queue_mapping));
2718 vsi->info.mapping_flags = ctxt.info.mapping_flags;
2719 vsi->info.valid_sections = 0;
2721 (void)rte_memcpy(pf->dev_addr.addr_bytes, hw->mac.perm_addr,
2725 * Updating default filter settings are necessary to prevent
2726 * reception of tagged packets.
2727 * Some old firmware configurations load a default macvlan
2728 * filter which accepts both tagged and untagged packets.
2729 * The updating is to use a normal filter instead if needed.
2730 * For NVM 4.2.2 or after, the updating is not needed anymore.
2731 * The firmware with correct configurations load the default
2732 * macvlan filter which is expected and cannot be removed.
2734 i40e_update_default_filter_setting(vsi);
2735 } else if (type == I40E_VSI_SRIOV) {
2736 memset(&ctxt, 0, sizeof(ctxt));
2738 * For other VSI, the uplink_seid equals to uplink VSI's
2739 * uplink_seid since they share same VEB
2741 vsi->uplink_seid = uplink_vsi->uplink_seid;
2742 ctxt.pf_num = hw->pf_id;
2743 ctxt.vf_num = hw->func_caps.vf_base_id + user_param;
2744 ctxt.uplink_seid = vsi->uplink_seid;
2745 ctxt.connection_type = 0x1;
2746 ctxt.flags = I40E_AQ_VSI_TYPE_VF;
2748 /* Configure switch ID */
2749 ctxt.info.valid_sections |=
2750 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_SWITCH_VALID);
2751 ctxt.info.switch_id =
2752 rte_cpu_to_le_16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
2753 /* Configure port/vlan */
2754 ctxt.info.valid_sections |=
2755 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_VLAN_VALID);
2756 ctxt.info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_ALL;
2757 ret = i40e_vsi_config_tc_queue_mapping(vsi, &ctxt.info,
2758 I40E_DEFAULT_TCMAP);
2759 if (ret != I40E_SUCCESS) {
2760 PMD_DRV_LOG(ERR, "Failed to configure "
2761 "TC queue mapping");
2762 goto fail_msix_alloc;
2764 ctxt.info.up_enable_bits = I40E_DEFAULT_TCMAP;
2765 ctxt.info.valid_sections |=
2766 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_SCHED_VALID);
2768 * Since VSI is not created yet, only configure parameter,
2769 * will add vsi below.
2773 PMD_DRV_LOG(ERR, "VSI: Not support other type VSI yet");
2774 goto fail_msix_alloc;
2777 if (vsi->type != I40E_VSI_MAIN) {
2778 ret = i40e_aq_add_vsi(hw, &ctxt, NULL);
2780 PMD_DRV_LOG(ERR, "add vsi failed, aq_err=%d",
2781 hw->aq.asq_last_status);
2782 goto fail_msix_alloc;
2784 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
2785 vsi->info.valid_sections = 0;
2786 vsi->seid = ctxt.seid;
2787 vsi->vsi_id = ctxt.vsi_number;
2788 vsi->sib_vsi_list.vsi = vsi;
2789 TAILQ_INSERT_TAIL(&uplink_vsi->veb->head,
2790 &vsi->sib_vsi_list, list);
2793 /* MAC/VLAN configuration */
2794 ret = i40e_vsi_add_mac(vsi, &broadcast);
2795 if (ret != I40E_SUCCESS) {
2796 PMD_DRV_LOG(ERR, "Failed to add MACVLAN filter");
2797 goto fail_msix_alloc;
2800 /* Get VSI BW information */
2801 i40e_vsi_dump_bw_config(vsi);
2804 i40e_res_pool_free(&pf->msix_pool,vsi->msix_intr);
2806 i40e_res_pool_free(&pf->qp_pool,vsi->base_queue);
2812 /* Configure vlan stripping on or off */
2814 i40e_vsi_config_vlan_stripping(struct i40e_vsi *vsi, bool on)
2816 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2817 struct i40e_vsi_context ctxt;
2819 int ret = I40E_SUCCESS;
2821 /* Check if it has been already on or off */
2822 if (vsi->info.valid_sections &
2823 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_VLAN_VALID)) {
2825 if ((vsi->info.port_vlan_flags &
2826 I40E_AQ_VSI_PVLAN_EMOD_MASK) == 0)
2827 return 0; /* already on */
2829 if ((vsi->info.port_vlan_flags &
2830 I40E_AQ_VSI_PVLAN_EMOD_MASK) ==
2831 I40E_AQ_VSI_PVLAN_EMOD_MASK)
2832 return 0; /* already off */
2837 vlan_flags = I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
2839 vlan_flags = I40E_AQ_VSI_PVLAN_EMOD_NOTHING;
2840 vsi->info.valid_sections =
2841 rte_cpu_to_le_16(I40E_AQ_VSI_PROP_VLAN_VALID);
2842 vsi->info.port_vlan_flags &= ~(I40E_AQ_VSI_PVLAN_EMOD_MASK);
2843 vsi->info.port_vlan_flags |= vlan_flags;
2844 ctxt.seid = vsi->seid;
2845 (void)rte_memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
2846 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
2848 PMD_DRV_LOG(INFO, "Update VSI failed to %s vlan stripping",
2849 on ? "enable" : "disable");
2855 i40e_dev_init_vlan(struct rte_eth_dev *dev)
2857 struct rte_eth_dev_data *data = dev->data;
2860 /* Apply vlan offload setting */
2861 i40e_vlan_offload_set(dev, ETH_VLAN_STRIP_MASK);
2863 /* Apply double-vlan setting, not implemented yet */
2865 /* Apply pvid setting */
2866 ret = i40e_vlan_pvid_set(dev, data->dev_conf.txmode.pvid,
2867 data->dev_conf.txmode.hw_vlan_insert_pvid);
2869 PMD_DRV_LOG(INFO, "Failed to update VSI params");
2875 i40e_vsi_config_double_vlan(struct i40e_vsi *vsi, int on)
2877 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2879 return i40e_aq_set_port_parameters(hw, vsi->seid, 0, 1, on, NULL);
2883 i40e_update_flow_control(struct i40e_hw *hw)
2885 #define I40E_LINK_PAUSE_RXTX (I40E_AQ_LINK_PAUSE_RX | I40E_AQ_LINK_PAUSE_TX)
2886 struct i40e_link_status link_status;
2887 uint32_t rxfc = 0, txfc = 0, reg;
2891 memset(&link_status, 0, sizeof(link_status));
2892 ret = i40e_aq_get_link_info(hw, FALSE, &link_status, NULL);
2893 if (ret != I40E_SUCCESS) {
2894 PMD_DRV_LOG(ERR, "Failed to get link status information");
2895 goto write_reg; /* Disable flow control */
2898 an_info = hw->phy.link_info.an_info;
2899 if (!(an_info & I40E_AQ_AN_COMPLETED)) {
2900 PMD_DRV_LOG(INFO, "Link auto negotiation not completed");
2901 ret = I40E_ERR_NOT_READY;
2902 goto write_reg; /* Disable flow control */
2905 * If link auto negotiation is enabled, flow control needs to
2906 * be configured according to it
2908 switch (an_info & I40E_LINK_PAUSE_RXTX) {
2909 case I40E_LINK_PAUSE_RXTX:
2912 hw->fc.current_mode = I40E_FC_FULL;
2914 case I40E_AQ_LINK_PAUSE_RX:
2916 hw->fc.current_mode = I40E_FC_RX_PAUSE;
2918 case I40E_AQ_LINK_PAUSE_TX:
2920 hw->fc.current_mode = I40E_FC_TX_PAUSE;
2923 hw->fc.current_mode = I40E_FC_NONE;
2928 I40E_WRITE_REG(hw, I40E_PRTDCB_FCCFG,
2929 txfc << I40E_PRTDCB_FCCFG_TFCE_SHIFT);
2930 reg = I40E_READ_REG(hw, I40E_PRTDCB_MFLCN);
2931 reg &= ~I40E_PRTDCB_MFLCN_RFCE_MASK;
2932 reg |= rxfc << I40E_PRTDCB_MFLCN_RFCE_SHIFT;
2933 I40E_WRITE_REG(hw, I40E_PRTDCB_MFLCN, reg);
2940 i40e_pf_setup(struct i40e_pf *pf)
2942 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
2943 struct i40e_filter_control_settings settings;
2944 struct rte_eth_dev_data *dev_data = pf->dev_data;
2945 struct i40e_vsi *vsi;
2948 /* Clear all stats counters */
2949 pf->offset_loaded = FALSE;
2950 memset(&pf->stats, 0, sizeof(struct i40e_hw_port_stats));
2951 memset(&pf->stats_offset, 0, sizeof(struct i40e_hw_port_stats));
2953 ret = i40e_pf_get_switch_config(pf);
2954 if (ret != I40E_SUCCESS) {
2955 PMD_DRV_LOG(ERR, "Could not get switch config, err %d", ret);
2960 vsi = i40e_vsi_setup(pf, I40E_VSI_MAIN, NULL, 0);
2962 PMD_DRV_LOG(ERR, "Setup of main vsi failed");
2963 return I40E_ERR_NOT_READY;
2966 dev_data->nb_rx_queues = vsi->nb_qps;
2967 dev_data->nb_tx_queues = vsi->nb_qps;
2969 /* Configure filter control */
2970 memset(&settings, 0, sizeof(settings));
2971 settings.hash_lut_size = I40E_HASH_LUT_SIZE_128;
2972 /* Enable ethtype and macvlan filters */
2973 settings.enable_ethtype = TRUE;
2974 settings.enable_macvlan = TRUE;
2975 ret = i40e_set_filter_control(hw, &settings);
2977 PMD_INIT_LOG(WARNING, "setup_pf_filter_control failed: %d",
2980 /* Update flow control according to the auto negotiation */
2981 i40e_update_flow_control(hw);
2983 return I40E_SUCCESS;
2987 i40e_switch_tx_queue(struct i40e_hw *hw, uint16_t q_idx, bool on)
2993 * Set or clear TX Queue Disable flags,
2994 * which is required by hardware.
2996 i40e_pre_tx_queue_cfg(hw, q_idx, on);
2997 rte_delay_us(I40E_PRE_TX_Q_CFG_WAIT_US);
2999 /* Wait until the request is finished */
3000 for (j = 0; j < I40E_CHK_Q_ENA_COUNT; j++) {
3001 rte_delay_us(I40E_CHK_Q_ENA_INTERVAL_US);
3002 reg = I40E_READ_REG(hw, I40E_QTX_ENA(q_idx));
3003 if (!(((reg >> I40E_QTX_ENA_QENA_REQ_SHIFT) & 0x1) ^
3004 ((reg >> I40E_QTX_ENA_QENA_STAT_SHIFT)
3010 if (reg & I40E_QTX_ENA_QENA_STAT_MASK)
3011 return I40E_SUCCESS; /* already on, skip next steps */
3013 I40E_WRITE_REG(hw, I40E_QTX_HEAD(q_idx), 0);
3014 reg |= I40E_QTX_ENA_QENA_REQ_MASK;
3016 if (!(reg & I40E_QTX_ENA_QENA_STAT_MASK))
3017 return I40E_SUCCESS; /* already off, skip next steps */
3018 reg &= ~I40E_QTX_ENA_QENA_REQ_MASK;
3020 /* Write the register */
3021 I40E_WRITE_REG(hw, I40E_QTX_ENA(q_idx), reg);
3022 /* Check the result */
3023 for (j = 0; j < I40E_CHK_Q_ENA_COUNT; j++) {
3024 rte_delay_us(I40E_CHK_Q_ENA_INTERVAL_US);
3025 reg = I40E_READ_REG(hw, I40E_QTX_ENA(q_idx));
3027 if ((reg & I40E_QTX_ENA_QENA_REQ_MASK) &&
3028 (reg & I40E_QTX_ENA_QENA_STAT_MASK))
3031 if (!(reg & I40E_QTX_ENA_QENA_REQ_MASK) &&
3032 !(reg & I40E_QTX_ENA_QENA_STAT_MASK))
3036 /* Check if it is timeout */
3037 if (j >= I40E_CHK_Q_ENA_COUNT) {
3038 PMD_DRV_LOG(ERR, "Failed to %s tx queue[%u]",
3039 (on ? "enable" : "disable"), q_idx);
3040 return I40E_ERR_TIMEOUT;
3043 return I40E_SUCCESS;
3046 /* Swith on or off the tx queues */
3048 i40e_vsi_switch_tx_queues(struct i40e_vsi *vsi, bool on)
3050 struct rte_eth_dev_data *dev_data = I40E_VSI_TO_DEV_DATA(vsi);
3051 struct i40e_tx_queue *txq;
3052 struct rte_eth_dev *dev = I40E_VSI_TO_ETH_DEV(vsi);
3056 for (i = 0; i < dev_data->nb_tx_queues; i++) {
3057 txq = dev_data->tx_queues[i];
3058 /* Don't operate the queue if not configured or
3059 * if starting only per queue */
3060 if (!txq->q_set || (on && txq->tx_deferred_start))
3063 ret = i40e_dev_tx_queue_start(dev, i);
3065 ret = i40e_dev_tx_queue_stop(dev, i);
3066 if ( ret != I40E_SUCCESS)
3070 return I40E_SUCCESS;
3074 i40e_switch_rx_queue(struct i40e_hw *hw, uint16_t q_idx, bool on)
3079 /* Wait until the request is finished */
3080 for (j = 0; j < I40E_CHK_Q_ENA_COUNT; j++) {
3081 rte_delay_us(I40E_CHK_Q_ENA_INTERVAL_US);
3082 reg = I40E_READ_REG(hw, I40E_QRX_ENA(q_idx));
3083 if (!((reg >> I40E_QRX_ENA_QENA_REQ_SHIFT) & 0x1) ^
3084 ((reg >> I40E_QRX_ENA_QENA_STAT_SHIFT) & 0x1))
3089 if (reg & I40E_QRX_ENA_QENA_STAT_MASK)
3090 return I40E_SUCCESS; /* Already on, skip next steps */
3091 reg |= I40E_QRX_ENA_QENA_REQ_MASK;
3093 if (!(reg & I40E_QRX_ENA_QENA_STAT_MASK))
3094 return I40E_SUCCESS; /* Already off, skip next steps */
3095 reg &= ~I40E_QRX_ENA_QENA_REQ_MASK;
3098 /* Write the register */
3099 I40E_WRITE_REG(hw, I40E_QRX_ENA(q_idx), reg);
3100 /* Check the result */
3101 for (j = 0; j < I40E_CHK_Q_ENA_COUNT; j++) {
3102 rte_delay_us(I40E_CHK_Q_ENA_INTERVAL_US);
3103 reg = I40E_READ_REG(hw, I40E_QRX_ENA(q_idx));
3105 if ((reg & I40E_QRX_ENA_QENA_REQ_MASK) &&
3106 (reg & I40E_QRX_ENA_QENA_STAT_MASK))
3109 if (!(reg & I40E_QRX_ENA_QENA_REQ_MASK) &&
3110 !(reg & I40E_QRX_ENA_QENA_STAT_MASK))
3115 /* Check if it is timeout */
3116 if (j >= I40E_CHK_Q_ENA_COUNT) {
3117 PMD_DRV_LOG(ERR, "Failed to %s rx queue[%u]",
3118 (on ? "enable" : "disable"), q_idx);
3119 return I40E_ERR_TIMEOUT;
3122 return I40E_SUCCESS;
3124 /* Switch on or off the rx queues */
3126 i40e_vsi_switch_rx_queues(struct i40e_vsi *vsi, bool on)
3128 struct rte_eth_dev_data *dev_data = I40E_VSI_TO_DEV_DATA(vsi);
3129 struct i40e_rx_queue *rxq;
3130 struct rte_eth_dev *dev = I40E_VSI_TO_ETH_DEV(vsi);
3134 for (i = 0; i < dev_data->nb_rx_queues; i++) {
3135 rxq = dev_data->rx_queues[i];
3136 /* Don't operate the queue if not configured or
3137 * if starting only per queue */
3138 if (!rxq->q_set || (on && rxq->rx_deferred_start))
3141 ret = i40e_dev_rx_queue_start(dev, i);
3143 ret = i40e_dev_rx_queue_stop(dev, i);
3144 if (ret != I40E_SUCCESS)
3148 return I40E_SUCCESS;
3151 /* Switch on or off all the rx/tx queues */
3153 i40e_vsi_switch_queues(struct i40e_vsi *vsi, bool on)
3158 /* enable rx queues before enabling tx queues */
3159 ret = i40e_vsi_switch_rx_queues(vsi, on);
3161 PMD_DRV_LOG(ERR, "Failed to switch rx queues");
3164 ret = i40e_vsi_switch_tx_queues(vsi, on);
3166 /* Stop tx queues before stopping rx queues */
3167 ret = i40e_vsi_switch_tx_queues(vsi, on);
3169 PMD_DRV_LOG(ERR, "Failed to switch tx queues");
3172 ret = i40e_vsi_switch_rx_queues(vsi, on);
3178 /* Initialize VSI for TX */
3180 i40e_vsi_tx_init(struct i40e_vsi *vsi)
3182 struct i40e_pf *pf = I40E_VSI_TO_PF(vsi);
3183 struct rte_eth_dev_data *data = pf->dev_data;
3185 uint32_t ret = I40E_SUCCESS;
3187 for (i = 0; i < data->nb_tx_queues; i++) {
3188 ret = i40e_tx_queue_init(data->tx_queues[i]);
3189 if (ret != I40E_SUCCESS)
3196 /* Initialize VSI for RX */
3198 i40e_vsi_rx_init(struct i40e_vsi *vsi)
3200 struct i40e_pf *pf = I40E_VSI_TO_PF(vsi);
3201 struct rte_eth_dev_data *data = pf->dev_data;
3202 int ret = I40E_SUCCESS;
3205 i40e_pf_config_mq_rx(pf);
3206 for (i = 0; i < data->nb_rx_queues; i++) {
3207 ret = i40e_rx_queue_init(data->rx_queues[i]);
3208 if (ret != I40E_SUCCESS) {
3209 PMD_DRV_LOG(ERR, "Failed to do RX queue "
3218 /* Initialize VSI */
3220 i40e_vsi_init(struct i40e_vsi *vsi)
3224 err = i40e_vsi_tx_init(vsi);
3226 PMD_DRV_LOG(ERR, "Failed to do vsi TX initialization");
3229 err = i40e_vsi_rx_init(vsi);
3231 PMD_DRV_LOG(ERR, "Failed to do vsi RX initialization");
3239 i40e_stat_update_32(struct i40e_hw *hw,
3247 new_data = (uint64_t)I40E_READ_REG(hw, reg);
3251 if (new_data >= *offset)
3252 *stat = (uint64_t)(new_data - *offset);
3254 *stat = (uint64_t)((new_data +
3255 ((uint64_t)1 << I40E_32_BIT_SHIFT)) - *offset);
3259 i40e_stat_update_48(struct i40e_hw *hw,
3268 new_data = (uint64_t)I40E_READ_REG(hw, loreg);
3269 new_data |= ((uint64_t)(I40E_READ_REG(hw, hireg) &
3270 I40E_16_BIT_MASK)) << I40E_32_BIT_SHIFT;
3275 if (new_data >= *offset)
3276 *stat = new_data - *offset;
3278 *stat = (uint64_t)((new_data +
3279 ((uint64_t)1 << I40E_48_BIT_SHIFT)) - *offset);
3281 *stat &= I40E_48_BIT_MASK;
3286 i40e_pf_disable_irq0(struct i40e_hw *hw)
3288 /* Disable all interrupt types */
3289 I40E_WRITE_REG(hw, I40E_PFINT_DYN_CTL0, 0);
3290 I40E_WRITE_FLUSH(hw);
3295 i40e_pf_enable_irq0(struct i40e_hw *hw)
3297 I40E_WRITE_REG(hw, I40E_PFINT_DYN_CTL0,
3298 I40E_PFINT_DYN_CTL0_INTENA_MASK |
3299 I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
3300 I40E_PFINT_DYN_CTL0_ITR_INDX_MASK);
3301 I40E_WRITE_FLUSH(hw);
3305 i40e_pf_config_irq0(struct i40e_hw *hw)
3309 /* read pending request and disable first */
3310 i40e_pf_disable_irq0(hw);
3312 * Enable all interrupt error options to detect possible errors,
3313 * other informative int are ignored
3315 enable = I40E_PFINT_ICR0_ENA_ECC_ERR_MASK |
3316 I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK |
3317 I40E_PFINT_ICR0_ENA_GRST_MASK |
3318 I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK |
3319 I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK |
3320 I40E_PFINT_ICR0_ENA_HMC_ERR_MASK |
3321 I40E_PFINT_ICR0_ENA_VFLR_MASK |
3322 I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
3324 I40E_WRITE_REG(hw, I40E_PFINT_ICR0_ENA, enable);
3325 I40E_WRITE_REG(hw, I40E_PFINT_STAT_CTL0,
3326 I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_MASK);
3328 /* Link no queues with irq0 */
3329 I40E_WRITE_REG(hw, I40E_PFINT_LNKLST0,
3330 I40E_PFINT_LNKLST0_FIRSTQ_INDX_MASK);
3334 i40e_dev_handle_vfr_event(struct rte_eth_dev *dev)
3336 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3337 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
3340 uint32_t index, offset, val;
3345 * Try to find which VF trigger a reset, use absolute VF id to access
3346 * since the reg is global register.
3348 for (i = 0; i < pf->vf_num; i++) {
3349 abs_vf_id = hw->func_caps.vf_base_id + i;
3350 index = abs_vf_id / I40E_UINT32_BIT_SIZE;
3351 offset = abs_vf_id % I40E_UINT32_BIT_SIZE;
3352 val = I40E_READ_REG(hw, I40E_GLGEN_VFLRSTAT(index));
3353 /* VFR event occured */
3354 if (val & (0x1 << offset)) {
3357 /* Clear the event first */
3358 I40E_WRITE_REG(hw, I40E_GLGEN_VFLRSTAT(index),
3360 PMD_DRV_LOG(INFO, "VF %u reset occured", abs_vf_id);
3362 * Only notify a VF reset event occured,
3363 * don't trigger another SW reset
3365 ret = i40e_pf_host_vf_reset(&pf->vfs[i], 0);
3366 if (ret != I40E_SUCCESS)
3367 PMD_DRV_LOG(ERR, "Failed to do VF reset");
3373 i40e_dev_handle_aq_msg(struct rte_eth_dev *dev)
3375 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3376 struct i40e_arq_event_info info;
3377 uint16_t pending, opcode;
3380 info.buf_len = I40E_AQ_BUF_SZ;
3381 info.msg_buf = rte_zmalloc("msg_buffer", info.buf_len, 0);
3382 if (!info.msg_buf) {
3383 PMD_DRV_LOG(ERR, "Failed to allocate mem");
3389 ret = i40e_clean_arq_element(hw, &info, &pending);
3391 if (ret != I40E_SUCCESS) {
3392 PMD_DRV_LOG(INFO, "Failed to read msg from AdminQ, "
3393 "aq_err: %u", hw->aq.asq_last_status);
3396 opcode = rte_le_to_cpu_16(info.desc.opcode);
3399 case i40e_aqc_opc_send_msg_to_pf:
3400 /* Refer to i40e_aq_send_msg_to_pf() for argument layout*/
3401 i40e_pf_host_handle_vf_msg(dev,
3402 rte_le_to_cpu_16(info.desc.retval),
3403 rte_le_to_cpu_32(info.desc.cookie_high),
3404 rte_le_to_cpu_32(info.desc.cookie_low),
3409 PMD_DRV_LOG(ERR, "Request %u is not supported yet",
3414 rte_free(info.msg_buf);
3418 * Interrupt handler triggered by NIC for handling
3419 * specific interrupt.
3422 * Pointer to interrupt handle.
3424 * The address of parameter (struct rte_eth_dev *) regsitered before.
3430 i40e_dev_interrupt_handler(__rte_unused struct rte_intr_handle *handle,
3433 struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
3434 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
3435 uint32_t cause, enable;
3437 i40e_pf_disable_irq0(hw);
3439 cause = I40E_READ_REG(hw, I40E_PFINT_ICR0);
3440 enable = I40E_READ_REG(hw, I40E_PFINT_ICR0_ENA);
3442 /* Shared IRQ case, return */
3443 if (!(cause & I40E_PFINT_ICR0_INTEVENT_MASK)) {
3444 PMD_DRV_LOG(INFO, "Port%d INT0:share IRQ case, "
3445 "no INT event to process", hw->pf_id);
3449 if (cause & I40E_PFINT_ICR0_LINK_STAT_CHANGE_MASK) {
3450 PMD_DRV_LOG(INFO, "INT:Link status changed");
3451 i40e_dev_link_update(dev, 0);
3454 if (cause & I40E_PFINT_ICR0_ECC_ERR_MASK)
3455 PMD_DRV_LOG(INFO, "INT:Unrecoverable ECC Error");
3457 if (cause & I40E_PFINT_ICR0_MAL_DETECT_MASK)
3458 PMD_DRV_LOG(INFO, "INT:Malicious programming detected");
3460 if (cause & I40E_PFINT_ICR0_GRST_MASK)
3461 PMD_DRV_LOG(INFO, "INT:Global Resets Requested");
3463 if (cause & I40E_PFINT_ICR0_PCI_EXCEPTION_MASK)
3464 PMD_DRV_LOG(INFO, "INT:PCI EXCEPTION occured");
3466 if (cause & I40E_PFINT_ICR0_HMC_ERR_MASK)
3467 PMD_DRV_LOG(INFO, "INT:HMC error occured");
3469 /* Add processing func to deal with VF reset vent */
3470 if (cause & I40E_PFINT_ICR0_VFLR_MASK) {
3471 PMD_DRV_LOG(INFO, "INT:VF reset detected");
3472 i40e_dev_handle_vfr_event(dev);
3474 /* Find admin queue event */
3475 if (cause & I40E_PFINT_ICR0_ADMINQ_MASK) {
3476 PMD_DRV_LOG(INFO, "INT:ADMINQ event");
3477 i40e_dev_handle_aq_msg(dev);
3481 I40E_WRITE_REG(hw, I40E_PFINT_ICR0_ENA, enable);
3482 /* Re-enable interrupt from device side */
3483 i40e_pf_enable_irq0(hw);
3484 /* Re-enable interrupt from host side */
3485 rte_intr_enable(&(dev->pci_dev->intr_handle));
3489 i40e_add_macvlan_filters(struct i40e_vsi *vsi,
3490 struct i40e_macvlan_filter *filter,
3493 int ele_num, ele_buff_size;
3494 int num, actual_num, i;
3495 int ret = I40E_SUCCESS;
3496 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
3497 struct i40e_aqc_add_macvlan_element_data *req_list;
3499 if (filter == NULL || total == 0)
3500 return I40E_ERR_PARAM;
3501 ele_num = hw->aq.asq_buf_size / sizeof(*req_list);
3502 ele_buff_size = hw->aq.asq_buf_size;
3504 req_list = rte_zmalloc("macvlan_add", ele_buff_size, 0);
3505 if (req_list == NULL) {
3506 PMD_DRV_LOG(ERR, "Fail to allocate memory");
3507 return I40E_ERR_NO_MEMORY;
3512 actual_num = (num + ele_num > total) ? (total - num) : ele_num;
3513 memset(req_list, 0, ele_buff_size);
3515 for (i = 0; i < actual_num; i++) {
3516 (void)rte_memcpy(req_list[i].mac_addr,
3517 &filter[num + i].macaddr, ETH_ADDR_LEN);
3518 req_list[i].vlan_tag =
3519 rte_cpu_to_le_16(filter[num + i].vlan_id);
3520 req_list[i].flags = rte_cpu_to_le_16(\
3521 I40E_AQC_MACVLAN_ADD_PERFECT_MATCH);
3522 req_list[i].queue_number = 0;
3525 ret = i40e_aq_add_macvlan(hw, vsi->seid, req_list,
3527 if (ret != I40E_SUCCESS) {
3528 PMD_DRV_LOG(ERR, "Failed to add macvlan filter");
3532 } while (num < total);
3540 i40e_remove_macvlan_filters(struct i40e_vsi *vsi,
3541 struct i40e_macvlan_filter *filter,
3544 int ele_num, ele_buff_size;
3545 int num, actual_num, i;
3546 int ret = I40E_SUCCESS;
3547 struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
3548 struct i40e_aqc_remove_macvlan_element_data *req_list;
3550 if (filter == NULL || total == 0)
3551 return I40E_ERR_PARAM;
3553 ele_num = hw->aq.asq_buf_size / sizeof(*req_list);
3554 ele_buff_size = hw->aq.asq_buf_size;
3556 req_list = rte_zmalloc("macvlan_remove", ele_buff_size, 0);
3557 if (req_list == NULL) {
3558 PMD_DRV_LOG(ERR, "Fail to allocate memory");
3559 return I40E_ERR_NO_MEMORY;
3564 actual_num = (num + ele_num > total) ? (total - num) : ele_num;
3565 memset(req_list, 0, ele_buff_size);
3567 for (i = 0; i < actual_num; i++) {
3568 (void)rte_memcpy(req_list[i].mac_addr,
3569 &filter[num + i].macaddr, ETH_ADDR_LEN);
3570 req_list[i].vlan_tag =
3571 rte_cpu_to_le_16(filter[num + i].vlan_id);
3572 req_list[i].flags = I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
3575 ret = i40e_aq_remove_macvlan(hw, vsi->seid, req_list,
3577 if (ret != I40E_SUCCESS) {
3578 PMD_DRV_LOG(ERR, "Failed to remove macvlan filter");
3582 } while (num < total);
3589 /* Find out specific MAC filter */
3590 static struct i40e_mac_filter *
3591 i40e_find_mac_filter(struct i40e_vsi *vsi,
3592 struct ether_addr *macaddr)
3594 struct i40e_mac_filter *f;
3596 TAILQ_FOREACH(f, &vsi->mac_list, next) {
3597 if (is_same_ether_addr(macaddr, &(f->macaddr)))
3605 i40e_find_vlan_filter(struct i40e_vsi *vsi,
3608 uint32_t vid_idx, vid_bit;
3610 vid_idx = (uint32_t) ((vlan_id >> 5) & 0x7F);
3611 vid_bit = (uint32_t) (1 << (vlan_id & 0x1F));
3613 if (vsi->vfta[vid_idx] & vid_bit)
3620 i40e_set_vlan_filter(struct i40e_vsi *vsi,
3621 uint16_t vlan_id, bool on)
3623 uint32_t vid_idx, vid_bit;
3625 #define UINT32_BIT_MASK 0x1F
3626 #define VALID_VLAN_BIT_MASK 0xFFF
3627 /* VFTA is 32-bits size array, each element contains 32 vlan bits, Find the
3628 * element first, then find the bits it belongs to
3630 vid_idx = (uint32_t) ((vlan_id & VALID_VLAN_BIT_MASK) >>
3632 vid_bit = (uint32_t) (1 << (vlan_id & UINT32_BIT_MASK));
3635 vsi->vfta[vid_idx] |= vid_bit;
3637 vsi->vfta[vid_idx] &= ~vid_bit;
3641 * Find all vlan options for specific mac addr,
3642 * return with actual vlan found.
3645 i40e_find_all_vlan_for_mac(struct i40e_vsi *vsi,
3646 struct i40e_macvlan_filter *mv_f,
3647 int num, struct ether_addr *addr)
3653 * Not to use i40e_find_vlan_filter to decrease the loop time,
3654 * although the code looks complex.
3656 if (num < vsi->vlan_num)
3657 return I40E_ERR_PARAM;
3660 for (j = 0; j < I40E_VFTA_SIZE; j++) {
3662 for (k = 0; k < I40E_UINT32_BIT_SIZE; k++) {
3663 if (vsi->vfta[j] & (1 << k)) {
3665 PMD_DRV_LOG(ERR, "vlan number "
3667 return I40E_ERR_PARAM;
3669 (void)rte_memcpy(&mv_f[i].macaddr,
3670 addr, ETH_ADDR_LEN);
3672 j * I40E_UINT32_BIT_SIZE + k;
3678 return I40E_SUCCESS;
3682 i40e_find_all_mac_for_vlan(struct i40e_vsi *vsi,
3683 struct i40e_macvlan_filter *mv_f,
3688 struct i40e_mac_filter *f;
3690 if (num < vsi->mac_num)
3691 return I40E_ERR_PARAM;
3693 TAILQ_FOREACH(f, &vsi->mac_list, next) {
3695 PMD_DRV_LOG(ERR, "buffer number not match");
3696 return I40E_ERR_PARAM;
3698 (void)rte_memcpy(&mv_f[i].macaddr, &f->macaddr, ETH_ADDR_LEN);
3699 mv_f[i].vlan_id = vlan;
3703 return I40E_SUCCESS;
3707 i40e_vsi_remove_all_macvlan_filter(struct i40e_vsi *vsi)
3710 struct i40e_mac_filter *f;
3711 struct i40e_macvlan_filter *mv_f;
3712 int ret = I40E_SUCCESS;
3714 if (vsi == NULL || vsi->mac_num == 0)
3715 return I40E_ERR_PARAM;
3717 /* Case that no vlan is set */
3718 if (vsi->vlan_num == 0)
3721 num = vsi->mac_num * vsi->vlan_num;
3723 mv_f = rte_zmalloc("macvlan_data", num * sizeof(*mv_f), 0);
3725 PMD_DRV_LOG(ERR, "failed to allocate memory");
3726 return I40E_ERR_NO_MEMORY;
3730 if (vsi->vlan_num == 0) {
3731 TAILQ_FOREACH(f, &vsi->mac_list, next) {
3732 (void)rte_memcpy(&mv_f[i].macaddr,
3733 &f->macaddr, ETH_ADDR_LEN);
3734 mv_f[i].vlan_id = 0;
3738 TAILQ_FOREACH(f, &vsi->mac_list, next) {
3739 ret = i40e_find_all_vlan_for_mac(vsi,&mv_f[i],
3740 vsi->vlan_num, &f->macaddr);
3741 if (ret != I40E_SUCCESS)
3747 ret = i40e_remove_macvlan_filters(vsi, mv_f, num);
3755 i40e_vsi_add_vlan(struct i40e_vsi *vsi, uint16_t vlan)
3757 struct i40e_macvlan_filter *mv_f;
3759 int ret = I40E_SUCCESS;
3761 if (!vsi || vlan > ETHER_MAX_VLAN_ID)
3762 return I40E_ERR_PARAM;
3764 /* If it's already set, just return */
3765 if (i40e_find_vlan_filter(vsi,vlan))
3766 return I40E_SUCCESS;
3768 mac_num = vsi->mac_num;
3771 PMD_DRV_LOG(ERR, "Error! VSI doesn't have a mac addr");
3772 return I40E_ERR_PARAM;
3775 mv_f = rte_zmalloc("macvlan_data", mac_num * sizeof(*mv_f), 0);
3778 PMD_DRV_LOG(ERR, "failed to allocate memory");
3779 return I40E_ERR_NO_MEMORY;
3782 ret = i40e_find_all_mac_for_vlan(vsi, mv_f, mac_num, vlan);
3784 if (ret != I40E_SUCCESS)
3787 ret = i40e_add_macvlan_filters(vsi, mv_f, mac_num);
3789 if (ret != I40E_SUCCESS)
3792 i40e_set_vlan_filter(vsi, vlan, 1);
3802 i40e_vsi_delete_vlan(struct i40e_vsi *vsi, uint16_t vlan)
3804 struct i40e_macvlan_filter *mv_f;
3806 int ret = I40E_SUCCESS;
3809 * Vlan 0 is the generic filter for untagged packets
3810 * and can't be removed.
3812 if (!vsi || vlan == 0 || vlan > ETHER_MAX_VLAN_ID)
3813 return I40E_ERR_PARAM;
3815 /* If can't find it, just return */
3816 if (!i40e_find_vlan_filter(vsi, vlan))
3817 return I40E_ERR_PARAM;
3819 mac_num = vsi->mac_num;
3822 PMD_DRV_LOG(ERR, "Error! VSI doesn't have a mac addr");
3823 return I40E_ERR_PARAM;
3826 mv_f = rte_zmalloc("macvlan_data", mac_num * sizeof(*mv_f), 0);
3829 PMD_DRV_LOG(ERR, "failed to allocate memory");
3830 return I40E_ERR_NO_MEMORY;
3833 ret = i40e_find_all_mac_for_vlan(vsi, mv_f, mac_num, vlan);
3835 if (ret != I40E_SUCCESS)
3838 ret = i40e_remove_macvlan_filters(vsi, mv_f, mac_num);
3840 if (ret != I40E_SUCCESS)
3843 /* This is last vlan to remove, replace all mac filter with vlan 0 */
3844 if (vsi->vlan_num == 1) {
3845 ret = i40e_find_all_mac_for_vlan(vsi, mv_f, mac_num, 0);
3846 if (ret != I40E_SUCCESS)
3849 ret = i40e_add_macvlan_filters(vsi, mv_f, mac_num);
3850 if (ret != I40E_SUCCESS)
3854 i40e_set_vlan_filter(vsi, vlan, 0);
3864 i40e_vsi_add_mac(struct i40e_vsi *vsi, struct ether_addr *addr)
3866 struct i40e_mac_filter *f;
3867 struct i40e_macvlan_filter *mv_f;
3869 int ret = I40E_SUCCESS;
3871 /* If it's add and we've config it, return */
3872 f = i40e_find_mac_filter(vsi, addr);
3874 return I40E_SUCCESS;
3877 * If vlan_num is 0, that's the first time to add mac,
3878 * set mask for vlan_id 0.
3880 if (vsi->vlan_num == 0) {
3881 i40e_set_vlan_filter(vsi, 0, 1);
3885 vlan_num = vsi->vlan_num;
3887 mv_f = rte_zmalloc("macvlan_data", vlan_num * sizeof(*mv_f), 0);
3889 PMD_DRV_LOG(ERR, "failed to allocate memory");
3890 return I40E_ERR_NO_MEMORY;
3893 ret = i40e_find_all_vlan_for_mac(vsi, mv_f, vlan_num, addr);
3894 if (ret != I40E_SUCCESS)
3897 ret = i40e_add_macvlan_filters(vsi, mv_f, vlan_num);
3898 if (ret != I40E_SUCCESS)
3901 /* Add the mac addr into mac list */
3902 f = rte_zmalloc("macv_filter", sizeof(*f), 0);
3904 PMD_DRV_LOG(ERR, "failed to allocate memory");
3905 ret = I40E_ERR_NO_MEMORY;
3908 (void)rte_memcpy(&f->macaddr, addr, ETH_ADDR_LEN);
3909 TAILQ_INSERT_TAIL(&vsi->mac_list, f, next);
3920 i40e_vsi_delete_mac(struct i40e_vsi *vsi, struct ether_addr *addr)
3922 struct i40e_mac_filter *f;
3923 struct i40e_macvlan_filter *mv_f;
3925 int ret = I40E_SUCCESS;
3927 /* Can't find it, return an error */
3928 f = i40e_find_mac_filter(vsi, addr);
3930 return I40E_ERR_PARAM;
3932 vlan_num = vsi->vlan_num;
3933 if (vlan_num == 0) {
3934 PMD_DRV_LOG(ERR, "VLAN number shouldn't be 0");
3935 return I40E_ERR_PARAM;
3937 mv_f = rte_zmalloc("macvlan_data", vlan_num * sizeof(*mv_f), 0);
3939 PMD_DRV_LOG(ERR, "failed to allocate memory");
3940 return I40E_ERR_NO_MEMORY;
3943 ret = i40e_find_all_vlan_for_mac(vsi, mv_f, vlan_num, addr);
3944 if (ret != I40E_SUCCESS)
3947 ret = i40e_remove_macvlan_filters(vsi, mv_f, vlan_num);
3948 if (ret != I40E_SUCCESS)
3951 /* Remove the mac addr into mac list */
3952 TAILQ_REMOVE(&vsi->mac_list, f, next);
3962 /* Configure hash enable flags for RSS */
3964 i40e_config_hena(uint64_t flags)
3971 if (flags & ETH_RSS_NONF_IPV4_UDP)
3972 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_UDP;
3973 if (flags & ETH_RSS_NONF_IPV4_TCP)
3974 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_TCP;
3975 if (flags & ETH_RSS_NONF_IPV4_SCTP)
3976 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_SCTP;
3977 if (flags & ETH_RSS_NONF_IPV4_OTHER)
3978 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_OTHER;
3979 if (flags & ETH_RSS_FRAG_IPV4)
3980 hena |= 1ULL << I40E_FILTER_PCTYPE_FRAG_IPV4;
3981 if (flags & ETH_RSS_NONF_IPV6_UDP)
3982 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_UDP;
3983 if (flags & ETH_RSS_NONF_IPV6_TCP)
3984 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_TCP;
3985 if (flags & ETH_RSS_NONF_IPV6_SCTP)
3986 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_SCTP;
3987 if (flags & ETH_RSS_NONF_IPV6_OTHER)
3988 hena |= 1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_OTHER;
3989 if (flags & ETH_RSS_FRAG_IPV6)
3990 hena |= 1ULL << I40E_FILTER_PCTYPE_FRAG_IPV6;
3991 if (flags & ETH_RSS_L2_PAYLOAD)
3992 hena |= 1ULL << I40E_FILTER_PCTYPE_L2_PAYLOAD;
3997 /* Parse the hash enable flags */
3999 i40e_parse_hena(uint64_t flags)
4001 uint64_t rss_hf = 0;
4006 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_UDP))
4007 rss_hf |= ETH_RSS_NONF_IPV4_UDP;
4008 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_TCP))
4009 rss_hf |= ETH_RSS_NONF_IPV4_TCP;
4010 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_SCTP))
4011 rss_hf |= ETH_RSS_NONF_IPV4_SCTP;
4012 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV4_OTHER))
4013 rss_hf |= ETH_RSS_NONF_IPV4_OTHER;
4014 if (flags & (1ULL << I40E_FILTER_PCTYPE_FRAG_IPV4))
4015 rss_hf |= ETH_RSS_FRAG_IPV4;
4016 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_UDP))
4017 rss_hf |= ETH_RSS_NONF_IPV6_UDP;
4018 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_TCP))
4019 rss_hf |= ETH_RSS_NONF_IPV6_TCP;
4020 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_SCTP))
4021 rss_hf |= ETH_RSS_NONF_IPV6_SCTP;
4022 if (flags & (1ULL << I40E_FILTER_PCTYPE_NONF_IPV6_OTHER))
4023 rss_hf |= ETH_RSS_NONF_IPV6_OTHER;
4024 if (flags & (1ULL << I40E_FILTER_PCTYPE_FRAG_IPV6))
4025 rss_hf |= ETH_RSS_FRAG_IPV6;
4026 if (flags & (1ULL << I40E_FILTER_PCTYPE_L2_PAYLOAD))
4027 rss_hf |= ETH_RSS_L2_PAYLOAD;
4034 i40e_pf_disable_rss(struct i40e_pf *pf)
4036 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
4039 hena = (uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(0));
4040 hena |= ((uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(1))) << 32;
4041 hena &= ~I40E_RSS_HENA_ALL;
4042 I40E_WRITE_REG(hw, I40E_PFQF_HENA(0), (uint32_t)hena);
4043 I40E_WRITE_REG(hw, I40E_PFQF_HENA(1), (uint32_t)(hena >> 32));
4044 I40E_WRITE_FLUSH(hw);
4048 i40e_hw_rss_hash_set(struct i40e_hw *hw, struct rte_eth_rss_conf *rss_conf)
4051 uint8_t hash_key_len;
4056 hash_key = (uint32_t *)(rss_conf->rss_key);
4057 hash_key_len = rss_conf->rss_key_len;
4058 if (hash_key != NULL && hash_key_len >=
4059 (I40E_PFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t)) {
4060 /* Fill in RSS hash key */
4061 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
4062 I40E_WRITE_REG(hw, I40E_PFQF_HKEY(i), hash_key[i]);
4065 rss_hf = rss_conf->rss_hf;
4066 hena = (uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(0));
4067 hena |= ((uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(1))) << 32;
4068 hena &= ~I40E_RSS_HENA_ALL;
4069 hena |= i40e_config_hena(rss_hf);
4070 I40E_WRITE_REG(hw, I40E_PFQF_HENA(0), (uint32_t)hena);
4071 I40E_WRITE_REG(hw, I40E_PFQF_HENA(1), (uint32_t)(hena >> 32));
4072 I40E_WRITE_FLUSH(hw);
4078 i40e_dev_rss_hash_update(struct rte_eth_dev *dev,
4079 struct rte_eth_rss_conf *rss_conf)
4081 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4082 uint64_t rss_hf = rss_conf->rss_hf & I40E_RSS_OFFLOAD_ALL;
4085 hena = (uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(0));
4086 hena |= ((uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(1))) << 32;
4087 if (!(hena & I40E_RSS_HENA_ALL)) { /* RSS disabled */
4088 if (rss_hf != 0) /* Enable RSS */
4090 return 0; /* Nothing to do */
4093 if (rss_hf == 0) /* Disable RSS */
4096 return i40e_hw_rss_hash_set(hw, rss_conf);
4100 i40e_dev_rss_hash_conf_get(struct rte_eth_dev *dev,
4101 struct rte_eth_rss_conf *rss_conf)
4103 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
4104 uint32_t *hash_key = (uint32_t *)(rss_conf->rss_key);
4108 if (hash_key != NULL) {
4109 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
4110 hash_key[i] = I40E_READ_REG(hw, I40E_PFQF_HKEY(i));
4111 rss_conf->rss_key_len = i * sizeof(uint32_t);
4113 hena = (uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(0));
4114 hena |= ((uint64_t)I40E_READ_REG(hw, I40E_PFQF_HENA(1))) << 32;
4115 rss_conf->rss_hf = i40e_parse_hena(hena);
4122 i40e_pf_config_rss(struct i40e_pf *pf)
4124 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
4125 struct rte_eth_rss_conf rss_conf;
4126 uint32_t i, lut = 0;
4127 uint16_t j, num = i40e_prev_power_of_2(pf->dev_data->nb_rx_queues);
4129 for (i = 0, j = 0; i < hw->func_caps.rss_table_size; i++, j++) {
4132 lut = (lut << 8) | (j & ((0x1 <<
4133 hw->func_caps.rss_table_entry_width) - 1));
4135 I40E_WRITE_REG(hw, I40E_PFQF_HLUT(i >> 2), lut);
4138 rss_conf = pf->dev_data->dev_conf.rx_adv_conf.rss_conf;
4139 if ((rss_conf.rss_hf & I40E_RSS_OFFLOAD_ALL) == 0) {
4140 i40e_pf_disable_rss(pf);
4143 if (rss_conf.rss_key == NULL || rss_conf.rss_key_len <
4144 (I40E_PFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t)) {
4145 /* Calculate the default hash key */
4146 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
4147 rss_key_default[i] = (uint32_t)rte_rand();
4148 rss_conf.rss_key = (uint8_t *)rss_key_default;
4149 rss_conf.rss_key_len = (I40E_PFQF_HKEY_MAX_INDEX + 1) *
4153 return i40e_hw_rss_hash_set(hw, &rss_conf);
4157 i40e_pf_config_mq_rx(struct i40e_pf *pf)
4159 if (!pf->dev_data->sriov.active) {
4160 switch (pf->dev_data->dev_conf.rxmode.mq_mode) {
4162 i40e_pf_config_rss(pf);
4165 i40e_pf_disable_rss(pf);