1 /*******************************************************************************
3 Copyright (c) 2001-2012, Intel Corporation
6 Redistribution and use in source and binary forms, with or without
7 modification, are permitted provided that the following conditions are met:
9 1. Redistributions of source code must retain the above copyright notice,
10 this list of conditions and the following disclaimer.
12 2. Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
16 3. Neither the name of the Intel Corporation nor the names of its
17 contributors may be used to endorse or promote products derived from
18 this software without specific prior written permission.
20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 POSSIBILITY OF SUCH DAMAGE.
32 ***************************************************************************/
34 #include "ixgbe_api.h"
35 #include "ixgbe_common.h"
36 #ident "$Id: ixgbe_api.c,v 1.187 2012/11/08 10:11:52 jtkirshe Exp $"
39 * ixgbe_dcb_get_rtrup2tc - read rtrup2tc reg
40 * @hw: pointer to hardware structure
41 * @map: pointer to u8 arr for returning map
43 * Read the rtrup2tc HW register and resolve its content into map
45 void ixgbe_dcb_get_rtrup2tc(struct ixgbe_hw *hw, u8 *map)
47 if (hw->mac.ops.get_rtrup2tc)
48 hw->mac.ops.get_rtrup2tc(hw, map);
52 * ixgbe_init_shared_code - Initialize the shared code
53 * @hw: pointer to hardware structure
55 * This will assign function pointers and assign the MAC type and PHY code.
56 * Does not touch the hardware. This function must be called prior to any
57 * other function in the shared code. The ixgbe_hw structure should be
58 * memset to 0 prior to calling this function. The following fields in
59 * hw structure should be filled in prior to calling this function:
60 * hw_addr, back, device_id, vendor_id, subsystem_device_id,
61 * subsystem_vendor_id, and revision_id
63 s32 ixgbe_init_shared_code(struct ixgbe_hw *hw)
67 DEBUGFUNC("ixgbe_init_shared_code");
72 ixgbe_set_mac_type(hw);
74 switch (hw->mac.type) {
75 case ixgbe_mac_82598EB:
76 status = ixgbe_init_ops_82598(hw);
78 case ixgbe_mac_82599EB:
79 status = ixgbe_init_ops_82599(hw);
82 status = ixgbe_init_ops_X540(hw);
84 case ixgbe_mac_82599_vf:
85 case ixgbe_mac_X540_vf:
86 status = ixgbe_init_ops_vf(hw);
89 status = IXGBE_ERR_DEVICE_NOT_SUPPORTED;
97 * ixgbe_set_mac_type - Sets MAC type
98 * @hw: pointer to the HW structure
100 * This function sets the mac type of the adapter based on the
101 * vendor ID and device ID stored in the hw structure.
103 s32 ixgbe_set_mac_type(struct ixgbe_hw *hw)
105 s32 ret_val = IXGBE_SUCCESS;
107 DEBUGFUNC("ixgbe_set_mac_type\n");
109 if (hw->vendor_id != IXGBE_INTEL_VENDOR_ID) {
110 ERROR_REPORT2(IXGBE_ERROR_UNSUPPORTED,
111 "Unsupported vendor id: %x", hw->vendor_id);
112 return IXGBE_ERR_DEVICE_NOT_SUPPORTED;
115 switch (hw->device_id) {
116 case IXGBE_DEV_ID_82598:
117 case IXGBE_DEV_ID_82598_BX:
118 case IXGBE_DEV_ID_82598AF_SINGLE_PORT:
119 case IXGBE_DEV_ID_82598AF_DUAL_PORT:
120 case IXGBE_DEV_ID_82598AT:
121 case IXGBE_DEV_ID_82598AT2:
122 case IXGBE_DEV_ID_82598EB_CX4:
123 case IXGBE_DEV_ID_82598_CX4_DUAL_PORT:
124 case IXGBE_DEV_ID_82598_DA_DUAL_PORT:
125 case IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM:
126 case IXGBE_DEV_ID_82598EB_XF_LR:
127 case IXGBE_DEV_ID_82598EB_SFP_LOM:
128 hw->mac.type = ixgbe_mac_82598EB;
130 case IXGBE_DEV_ID_82599_KX4:
131 case IXGBE_DEV_ID_82599_KX4_MEZZ:
132 case IXGBE_DEV_ID_82599_XAUI_LOM:
133 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
134 case IXGBE_DEV_ID_82599_KR:
135 case IXGBE_DEV_ID_82599_SFP:
136 case IXGBE_DEV_ID_82599_BACKPLANE_FCOE:
137 case IXGBE_DEV_ID_82599_SFP_FCOE:
138 case IXGBE_DEV_ID_82599_SFP_EM:
139 case IXGBE_DEV_ID_82599_SFP_SF2:
140 case IXGBE_DEV_ID_82599_SFP_SF_QP:
141 case IXGBE_DEV_ID_82599EN_SFP:
142 case IXGBE_DEV_ID_82599_CX4:
143 case IXGBE_DEV_ID_82599_T3_LOM:
144 hw->mac.type = ixgbe_mac_82599EB;
146 case IXGBE_DEV_ID_82599_VF:
147 case IXGBE_DEV_ID_82599_VF_HV:
148 hw->mac.type = ixgbe_mac_82599_vf;
150 case IXGBE_DEV_ID_X540_VF:
151 case IXGBE_DEV_ID_X540_VF_HV:
152 hw->mac.type = ixgbe_mac_X540_vf;
154 case IXGBE_DEV_ID_X540T:
155 case IXGBE_DEV_ID_X540T1:
156 hw->mac.type = ixgbe_mac_X540;
159 ret_val = IXGBE_ERR_DEVICE_NOT_SUPPORTED;
160 ERROR_REPORT2(IXGBE_ERROR_UNSUPPORTED,
161 "Unsupported device id: %x",
166 DEBUGOUT2("ixgbe_set_mac_type found mac: %d, returns: %d\n",
167 hw->mac.type, ret_val);
172 * ixgbe_init_hw - Initialize the hardware
173 * @hw: pointer to hardware structure
175 * Initialize the hardware by resetting and then starting the hardware
177 s32 ixgbe_init_hw(struct ixgbe_hw *hw)
179 return ixgbe_call_func(hw, hw->mac.ops.init_hw, (hw),
180 IXGBE_NOT_IMPLEMENTED);
184 * ixgbe_reset_hw - Performs a hardware reset
185 * @hw: pointer to hardware structure
187 * Resets the hardware by resetting the transmit and receive units, masks and
188 * clears all interrupts, performs a PHY reset, and performs a MAC reset
190 s32 ixgbe_reset_hw(struct ixgbe_hw *hw)
192 return ixgbe_call_func(hw, hw->mac.ops.reset_hw, (hw),
193 IXGBE_NOT_IMPLEMENTED);
197 * ixgbe_start_hw - Prepares hardware for Rx/Tx
198 * @hw: pointer to hardware structure
200 * Starts the hardware by filling the bus info structure and media type,
201 * clears all on chip counters, initializes receive address registers,
202 * multicast table, VLAN filter table, calls routine to setup link and
203 * flow control settings, and leaves transmit and receive units disabled
206 s32 ixgbe_start_hw(struct ixgbe_hw *hw)
208 return ixgbe_call_func(hw, hw->mac.ops.start_hw, (hw),
209 IXGBE_NOT_IMPLEMENTED);
213 * ixgbe_enable_relaxed_ordering - Enables tx relaxed ordering,
214 * which is disabled by default in ixgbe_start_hw();
216 * @hw: pointer to hardware structure
218 * Enable relaxed ordering;
220 void ixgbe_enable_relaxed_ordering(struct ixgbe_hw *hw)
222 if (hw->mac.ops.enable_relaxed_ordering)
223 hw->mac.ops.enable_relaxed_ordering(hw);
227 * ixgbe_clear_hw_cntrs - Clear hardware counters
228 * @hw: pointer to hardware structure
230 * Clears all hardware statistics counters by reading them from the hardware
231 * Statistics counters are clear on read.
233 s32 ixgbe_clear_hw_cntrs(struct ixgbe_hw *hw)
235 return ixgbe_call_func(hw, hw->mac.ops.clear_hw_cntrs, (hw),
236 IXGBE_NOT_IMPLEMENTED);
240 * ixgbe_get_media_type - Get media type
241 * @hw: pointer to hardware structure
243 * Returns the media type (fiber, copper, backplane)
245 enum ixgbe_media_type ixgbe_get_media_type(struct ixgbe_hw *hw)
247 return ixgbe_call_func(hw, hw->mac.ops.get_media_type, (hw),
248 ixgbe_media_type_unknown);
252 * ixgbe_get_mac_addr - Get MAC address
253 * @hw: pointer to hardware structure
254 * @mac_addr: Adapter MAC address
256 * Reads the adapter's MAC address from the first Receive Address Register
257 * (RAR0) A reset of the adapter must have been performed prior to calling
258 * this function in order for the MAC address to have been loaded from the
261 s32 ixgbe_get_mac_addr(struct ixgbe_hw *hw, u8 *mac_addr)
263 return ixgbe_call_func(hw, hw->mac.ops.get_mac_addr,
264 (hw, mac_addr), IXGBE_NOT_IMPLEMENTED);
268 * ixgbe_get_san_mac_addr - Get SAN MAC address
269 * @hw: pointer to hardware structure
270 * @san_mac_addr: SAN MAC address
272 * Reads the SAN MAC address from the EEPROM, if it's available. This is
273 * per-port, so set_lan_id() must be called before reading the addresses.
275 s32 ixgbe_get_san_mac_addr(struct ixgbe_hw *hw, u8 *san_mac_addr)
277 return ixgbe_call_func(hw, hw->mac.ops.get_san_mac_addr,
278 (hw, san_mac_addr), IXGBE_NOT_IMPLEMENTED);
282 * ixgbe_set_san_mac_addr - Write a SAN MAC address
283 * @hw: pointer to hardware structure
284 * @san_mac_addr: SAN MAC address
286 * Writes A SAN MAC address to the EEPROM.
288 s32 ixgbe_set_san_mac_addr(struct ixgbe_hw *hw, u8 *san_mac_addr)
290 return ixgbe_call_func(hw, hw->mac.ops.set_san_mac_addr,
291 (hw, san_mac_addr), IXGBE_NOT_IMPLEMENTED);
295 * ixgbe_get_device_caps - Get additional device capabilities
296 * @hw: pointer to hardware structure
297 * @device_caps: the EEPROM word for device capabilities
299 * Reads the extra device capabilities from the EEPROM
301 s32 ixgbe_get_device_caps(struct ixgbe_hw *hw, u16 *device_caps)
303 return ixgbe_call_func(hw, hw->mac.ops.get_device_caps,
304 (hw, device_caps), IXGBE_NOT_IMPLEMENTED);
308 * ixgbe_get_wwn_prefix - Get alternative WWNN/WWPN prefix from the EEPROM
309 * @hw: pointer to hardware structure
310 * @wwnn_prefix: the alternative WWNN prefix
311 * @wwpn_prefix: the alternative WWPN prefix
313 * This function will read the EEPROM from the alternative SAN MAC address
314 * block to check the support for the alternative WWNN/WWPN prefix support.
316 s32 ixgbe_get_wwn_prefix(struct ixgbe_hw *hw, u16 *wwnn_prefix,
319 return ixgbe_call_func(hw, hw->mac.ops.get_wwn_prefix,
320 (hw, wwnn_prefix, wwpn_prefix),
321 IXGBE_NOT_IMPLEMENTED);
325 * ixgbe_get_fcoe_boot_status - Get FCOE boot status from EEPROM
326 * @hw: pointer to hardware structure
327 * @bs: the fcoe boot status
329 * This function will read the FCOE boot status from the iSCSI FCOE block
331 s32 ixgbe_get_fcoe_boot_status(struct ixgbe_hw *hw, u16 *bs)
333 return ixgbe_call_func(hw, hw->mac.ops.get_fcoe_boot_status,
335 IXGBE_NOT_IMPLEMENTED);
339 * ixgbe_get_bus_info - Set PCI bus info
340 * @hw: pointer to hardware structure
342 * Sets the PCI bus info (speed, width, type) within the ixgbe_hw structure
344 s32 ixgbe_get_bus_info(struct ixgbe_hw *hw)
346 return ixgbe_call_func(hw, hw->mac.ops.get_bus_info, (hw),
347 IXGBE_NOT_IMPLEMENTED);
351 * ixgbe_get_num_of_tx_queues - Get Tx queues
352 * @hw: pointer to hardware structure
354 * Returns the number of transmit queues for the given adapter.
356 u32 ixgbe_get_num_of_tx_queues(struct ixgbe_hw *hw)
358 return hw->mac.max_tx_queues;
362 * ixgbe_get_num_of_rx_queues - Get Rx queues
363 * @hw: pointer to hardware structure
365 * Returns the number of receive queues for the given adapter.
367 u32 ixgbe_get_num_of_rx_queues(struct ixgbe_hw *hw)
369 return hw->mac.max_rx_queues;
373 * ixgbe_stop_adapter - Disable Rx/Tx units
374 * @hw: pointer to hardware structure
376 * Sets the adapter_stopped flag within ixgbe_hw struct. Clears interrupts,
377 * disables transmit and receive units. The adapter_stopped flag is used by
378 * the shared code and drivers to determine if the adapter is in a stopped
379 * state and should not touch the hardware.
381 s32 ixgbe_stop_adapter(struct ixgbe_hw *hw)
383 return ixgbe_call_func(hw, hw->mac.ops.stop_adapter, (hw),
384 IXGBE_NOT_IMPLEMENTED);
388 * ixgbe_read_pba_string - Reads part number string from EEPROM
389 * @hw: pointer to hardware structure
390 * @pba_num: stores the part number string from the EEPROM
391 * @pba_num_size: part number string buffer length
393 * Reads the part number string from the EEPROM.
395 s32 ixgbe_read_pba_string(struct ixgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
397 return ixgbe_read_pba_string_generic(hw, pba_num, pba_num_size);
401 * ixgbe_read_pba_num - Reads part number from EEPROM
402 * @hw: pointer to hardware structure
403 * @pba_num: stores the part number from the EEPROM
405 * Reads the part number from the EEPROM.
407 s32 ixgbe_read_pba_num(struct ixgbe_hw *hw, u32 *pba_num)
409 return ixgbe_read_pba_num_generic(hw, pba_num);
413 * ixgbe_identify_phy - Get PHY type
414 * @hw: pointer to hardware structure
416 * Determines the physical layer module found on the current adapter.
418 s32 ixgbe_identify_phy(struct ixgbe_hw *hw)
420 s32 status = IXGBE_SUCCESS;
422 if (hw->phy.type == ixgbe_phy_unknown) {
423 status = ixgbe_call_func(hw, hw->phy.ops.identify, (hw),
424 IXGBE_NOT_IMPLEMENTED);
431 * ixgbe_reset_phy - Perform a PHY reset
432 * @hw: pointer to hardware structure
434 s32 ixgbe_reset_phy(struct ixgbe_hw *hw)
436 s32 status = IXGBE_SUCCESS;
438 if (hw->phy.type == ixgbe_phy_unknown) {
439 if (ixgbe_identify_phy(hw) != IXGBE_SUCCESS)
440 status = IXGBE_ERR_PHY;
443 if (status == IXGBE_SUCCESS) {
444 status = ixgbe_call_func(hw, hw->phy.ops.reset, (hw),
445 IXGBE_NOT_IMPLEMENTED);
451 * ixgbe_get_phy_firmware_version -
452 * @hw: pointer to hardware structure
453 * @firmware_version: pointer to firmware version
455 s32 ixgbe_get_phy_firmware_version(struct ixgbe_hw *hw, u16 *firmware_version)
457 s32 status = IXGBE_SUCCESS;
459 status = ixgbe_call_func(hw, hw->phy.ops.get_firmware_version,
460 (hw, firmware_version),
461 IXGBE_NOT_IMPLEMENTED);
466 * ixgbe_read_phy_reg - Read PHY register
467 * @hw: pointer to hardware structure
468 * @reg_addr: 32 bit address of PHY register to read
469 * @phy_data: Pointer to read data from PHY register
471 * Reads a value from a specified PHY register
473 s32 ixgbe_read_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type,
477 ixgbe_identify_phy(hw);
479 return ixgbe_call_func(hw, hw->phy.ops.read_reg, (hw, reg_addr,
480 device_type, phy_data), IXGBE_NOT_IMPLEMENTED);
484 * ixgbe_write_phy_reg - Write PHY register
485 * @hw: pointer to hardware structure
486 * @reg_addr: 32 bit PHY register to write
487 * @phy_data: Data to write to the PHY register
489 * Writes a value to specified PHY register
491 s32 ixgbe_write_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type,
495 ixgbe_identify_phy(hw);
497 return ixgbe_call_func(hw, hw->phy.ops.write_reg, (hw, reg_addr,
498 device_type, phy_data), IXGBE_NOT_IMPLEMENTED);
502 * ixgbe_setup_phy_link - Restart PHY autoneg
503 * @hw: pointer to hardware structure
505 * Restart autonegotiation and PHY and waits for completion.
507 s32 ixgbe_setup_phy_link(struct ixgbe_hw *hw)
509 return ixgbe_call_func(hw, hw->phy.ops.setup_link, (hw),
510 IXGBE_NOT_IMPLEMENTED);
514 * ixgbe_check_phy_link - Determine link and speed status
515 * @hw: pointer to hardware structure
517 * Reads a PHY register to determine if link is up and the current speed for
520 s32 ixgbe_check_phy_link(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
523 return ixgbe_call_func(hw, hw->phy.ops.check_link, (hw, speed,
524 link_up), IXGBE_NOT_IMPLEMENTED);
528 * ixgbe_setup_phy_link_speed - Set auto advertise
529 * @hw: pointer to hardware structure
530 * @speed: new link speed
531 * @autoneg: true if autonegotiation enabled
533 * Sets the auto advertised capabilities
535 s32 ixgbe_setup_phy_link_speed(struct ixgbe_hw *hw, ixgbe_link_speed speed,
537 bool autoneg_wait_to_complete)
539 return ixgbe_call_func(hw, hw->phy.ops.setup_link_speed, (hw, speed,
540 autoneg, autoneg_wait_to_complete),
541 IXGBE_NOT_IMPLEMENTED);
545 * ixgbe_check_link - Get link and speed status
546 * @hw: pointer to hardware structure
548 * Reads the links register to determine if link is up and the current speed
550 s32 ixgbe_check_link(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
551 bool *link_up, bool link_up_wait_to_complete)
553 return ixgbe_call_func(hw, hw->mac.ops.check_link, (hw, speed,
554 link_up, link_up_wait_to_complete),
555 IXGBE_NOT_IMPLEMENTED);
559 * ixgbe_disable_tx_laser - Disable Tx laser
560 * @hw: pointer to hardware structure
562 * If the driver needs to disable the laser on SFI optics.
564 void ixgbe_disable_tx_laser(struct ixgbe_hw *hw)
566 if (hw->mac.ops.disable_tx_laser)
567 hw->mac.ops.disable_tx_laser(hw);
571 * ixgbe_enable_tx_laser - Enable Tx laser
572 * @hw: pointer to hardware structure
574 * If the driver needs to enable the laser on SFI optics.
576 void ixgbe_enable_tx_laser(struct ixgbe_hw *hw)
578 if (hw->mac.ops.enable_tx_laser)
579 hw->mac.ops.enable_tx_laser(hw);
583 * ixgbe_flap_tx_laser - flap Tx laser to start autotry process
584 * @hw: pointer to hardware structure
586 * When the driver changes the link speeds that it can support then
587 * flap the tx laser to alert the link partner to start autotry
588 * process on its end.
590 void ixgbe_flap_tx_laser(struct ixgbe_hw *hw)
592 if (hw->mac.ops.flap_tx_laser)
593 hw->mac.ops.flap_tx_laser(hw);
597 * ixgbe_setup_link - Set link speed
598 * @hw: pointer to hardware structure
599 * @speed: new link speed
600 * @autoneg: true if autonegotiation enabled
602 * Configures link settings. Restarts the link.
603 * Performs autonegotiation if needed.
605 s32 ixgbe_setup_link(struct ixgbe_hw *hw, ixgbe_link_speed speed,
607 bool autoneg_wait_to_complete)
609 return ixgbe_call_func(hw, hw->mac.ops.setup_link, (hw, speed,
610 autoneg, autoneg_wait_to_complete),
611 IXGBE_NOT_IMPLEMENTED);
615 * ixgbe_get_link_capabilities - Returns link capabilities
616 * @hw: pointer to hardware structure
618 * Determines the link capabilities of the current configuration.
620 s32 ixgbe_get_link_capabilities(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
623 return ixgbe_call_func(hw, hw->mac.ops.get_link_capabilities, (hw,
624 speed, autoneg), IXGBE_NOT_IMPLEMENTED);
628 * ixgbe_led_on - Turn on LEDs
629 * @hw: pointer to hardware structure
630 * @index: led number to turn on
632 * Turns on the software controllable LEDs.
634 s32 ixgbe_led_on(struct ixgbe_hw *hw, u32 index)
636 return ixgbe_call_func(hw, hw->mac.ops.led_on, (hw, index),
637 IXGBE_NOT_IMPLEMENTED);
641 * ixgbe_led_off - Turn off LEDs
642 * @hw: pointer to hardware structure
643 * @index: led number to turn off
645 * Turns off the software controllable LEDs.
647 s32 ixgbe_led_off(struct ixgbe_hw *hw, u32 index)
649 return ixgbe_call_func(hw, hw->mac.ops.led_off, (hw, index),
650 IXGBE_NOT_IMPLEMENTED);
654 * ixgbe_blink_led_start - Blink LEDs
655 * @hw: pointer to hardware structure
656 * @index: led number to blink
658 * Blink LED based on index.
660 s32 ixgbe_blink_led_start(struct ixgbe_hw *hw, u32 index)
662 return ixgbe_call_func(hw, hw->mac.ops.blink_led_start, (hw, index),
663 IXGBE_NOT_IMPLEMENTED);
667 * ixgbe_blink_led_stop - Stop blinking LEDs
668 * @hw: pointer to hardware structure
670 * Stop blinking LED based on index.
672 s32 ixgbe_blink_led_stop(struct ixgbe_hw *hw, u32 index)
674 return ixgbe_call_func(hw, hw->mac.ops.blink_led_stop, (hw, index),
675 IXGBE_NOT_IMPLEMENTED);
679 * ixgbe_init_eeprom_params - Initialize EEPROM parameters
680 * @hw: pointer to hardware structure
682 * Initializes the EEPROM parameters ixgbe_eeprom_info within the
683 * ixgbe_hw struct in order to set up EEPROM access.
685 s32 ixgbe_init_eeprom_params(struct ixgbe_hw *hw)
687 return ixgbe_call_func(hw, hw->eeprom.ops.init_params, (hw),
688 IXGBE_NOT_IMPLEMENTED);
693 * ixgbe_write_eeprom - Write word to EEPROM
694 * @hw: pointer to hardware structure
695 * @offset: offset within the EEPROM to be written to
696 * @data: 16 bit word to be written to the EEPROM
698 * Writes 16 bit value to EEPROM. If ixgbe_eeprom_update_checksum is not
699 * called after this function, the EEPROM will most likely contain an
702 s32 ixgbe_write_eeprom(struct ixgbe_hw *hw, u16 offset, u16 data)
704 return ixgbe_call_func(hw, hw->eeprom.ops.write, (hw, offset, data),
705 IXGBE_NOT_IMPLEMENTED);
709 * ixgbe_write_eeprom_buffer - Write word(s) to EEPROM
710 * @hw: pointer to hardware structure
711 * @offset: offset within the EEPROM to be written to
712 * @data: 16 bit word(s) to be written to the EEPROM
713 * @words: number of words
715 * Writes 16 bit word(s) to EEPROM. If ixgbe_eeprom_update_checksum is not
716 * called after this function, the EEPROM will most likely contain an
719 s32 ixgbe_write_eeprom_buffer(struct ixgbe_hw *hw, u16 offset, u16 words,
722 return ixgbe_call_func(hw, hw->eeprom.ops.write_buffer,
723 (hw, offset, words, data),
724 IXGBE_NOT_IMPLEMENTED);
728 * ixgbe_read_eeprom - Read word from EEPROM
729 * @hw: pointer to hardware structure
730 * @offset: offset within the EEPROM to be read
731 * @data: read 16 bit value from EEPROM
733 * Reads 16 bit value from EEPROM
735 s32 ixgbe_read_eeprom(struct ixgbe_hw *hw, u16 offset, u16 *data)
737 return ixgbe_call_func(hw, hw->eeprom.ops.read, (hw, offset, data),
738 IXGBE_NOT_IMPLEMENTED);
742 * ixgbe_read_eeprom_buffer - Read word(s) from EEPROM
743 * @hw: pointer to hardware structure
744 * @offset: offset within the EEPROM to be read
745 * @data: read 16 bit word(s) from EEPROM
746 * @words: number of words
748 * Reads 16 bit word(s) from EEPROM
750 s32 ixgbe_read_eeprom_buffer(struct ixgbe_hw *hw, u16 offset,
751 u16 words, u16 *data)
753 return ixgbe_call_func(hw, hw->eeprom.ops.read_buffer,
754 (hw, offset, words, data),
755 IXGBE_NOT_IMPLEMENTED);
759 * ixgbe_validate_eeprom_checksum - Validate EEPROM checksum
760 * @hw: pointer to hardware structure
761 * @checksum_val: calculated checksum
763 * Performs checksum calculation and validates the EEPROM checksum
765 s32 ixgbe_validate_eeprom_checksum(struct ixgbe_hw *hw, u16 *checksum_val)
767 return ixgbe_call_func(hw, hw->eeprom.ops.validate_checksum,
768 (hw, checksum_val), IXGBE_NOT_IMPLEMENTED);
772 * ixgbe_eeprom_update_checksum - Updates the EEPROM checksum
773 * @hw: pointer to hardware structure
775 s32 ixgbe_update_eeprom_checksum(struct ixgbe_hw *hw)
777 return ixgbe_call_func(hw, hw->eeprom.ops.update_checksum, (hw),
778 IXGBE_NOT_IMPLEMENTED);
782 * ixgbe_insert_mac_addr - Find a RAR for this mac address
783 * @hw: pointer to hardware structure
784 * @addr: Address to put into receive address register
785 * @vmdq: VMDq pool to assign
787 * Puts an ethernet address into a receive address register, or
788 * finds the rar that it is aleady in; adds to the pool list
790 s32 ixgbe_insert_mac_addr(struct ixgbe_hw *hw, u8 *addr, u32 vmdq)
792 return ixgbe_call_func(hw, hw->mac.ops.insert_mac_addr,
794 IXGBE_NOT_IMPLEMENTED);
798 * ixgbe_set_rar - Set Rx address register
799 * @hw: pointer to hardware structure
800 * @index: Receive address register to write
801 * @addr: Address to put into receive address register
803 * @enable_addr: set flag that address is active
805 * Puts an ethernet address into a receive address register.
807 s32 ixgbe_set_rar(struct ixgbe_hw *hw, u32 index, u8 *addr, u32 vmdq,
810 return ixgbe_call_func(hw, hw->mac.ops.set_rar, (hw, index, addr, vmdq,
811 enable_addr), IXGBE_NOT_IMPLEMENTED);
815 * ixgbe_clear_rar - Clear Rx address register
816 * @hw: pointer to hardware structure
817 * @index: Receive address register to write
819 * Puts an ethernet address into a receive address register.
821 s32 ixgbe_clear_rar(struct ixgbe_hw *hw, u32 index)
823 return ixgbe_call_func(hw, hw->mac.ops.clear_rar, (hw, index),
824 IXGBE_NOT_IMPLEMENTED);
828 * ixgbe_set_vmdq - Associate a VMDq index with a receive address
829 * @hw: pointer to hardware structure
830 * @rar: receive address register index to associate with VMDq index
831 * @vmdq: VMDq set or pool index
833 s32 ixgbe_set_vmdq(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
835 return ixgbe_call_func(hw, hw->mac.ops.set_vmdq, (hw, rar, vmdq),
836 IXGBE_NOT_IMPLEMENTED);
841 * ixgbe_set_vmdq_san_mac - Associate VMDq index 127 with a receive address
842 * @hw: pointer to hardware structure
843 * @vmdq: VMDq default pool index
845 s32 ixgbe_set_vmdq_san_mac(struct ixgbe_hw *hw, u32 vmdq)
847 return ixgbe_call_func(hw, hw->mac.ops.set_vmdq_san_mac,
848 (hw, vmdq), IXGBE_NOT_IMPLEMENTED);
852 * ixgbe_clear_vmdq - Disassociate a VMDq index from a receive address
853 * @hw: pointer to hardware structure
854 * @rar: receive address register index to disassociate with VMDq index
855 * @vmdq: VMDq set or pool index
857 s32 ixgbe_clear_vmdq(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
859 return ixgbe_call_func(hw, hw->mac.ops.clear_vmdq, (hw, rar, vmdq),
860 IXGBE_NOT_IMPLEMENTED);
864 * ixgbe_init_rx_addrs - Initializes receive address filters.
865 * @hw: pointer to hardware structure
867 * Places the MAC address in receive address register 0 and clears the rest
868 * of the receive address registers. Clears the multicast table. Assumes
869 * the receiver is in reset when the routine is called.
871 s32 ixgbe_init_rx_addrs(struct ixgbe_hw *hw)
873 return ixgbe_call_func(hw, hw->mac.ops.init_rx_addrs, (hw),
874 IXGBE_NOT_IMPLEMENTED);
878 * ixgbe_get_num_rx_addrs - Returns the number of RAR entries.
879 * @hw: pointer to hardware structure
881 u32 ixgbe_get_num_rx_addrs(struct ixgbe_hw *hw)
883 return hw->mac.num_rar_entries;
887 * ixgbe_update_uc_addr_list - Updates the MAC's list of secondary addresses
888 * @hw: pointer to hardware structure
889 * @addr_list: the list of new multicast addresses
890 * @addr_count: number of addresses
891 * @func: iterator function to walk the multicast address list
893 * The given list replaces any existing list. Clears the secondary addrs from
894 * receive address registers. Uses unused receive address registers for the
895 * first secondary addresses, and falls back to promiscuous mode as needed.
897 s32 ixgbe_update_uc_addr_list(struct ixgbe_hw *hw, u8 *addr_list,
898 u32 addr_count, ixgbe_mc_addr_itr func)
900 return ixgbe_call_func(hw, hw->mac.ops.update_uc_addr_list, (hw,
901 addr_list, addr_count, func),
902 IXGBE_NOT_IMPLEMENTED);
906 * ixgbe_update_mc_addr_list - Updates the MAC's list of multicast addresses
907 * @hw: pointer to hardware structure
908 * @mc_addr_list: the list of new multicast addresses
909 * @mc_addr_count: number of addresses
910 * @func: iterator function to walk the multicast address list
912 * The given list replaces any existing list. Clears the MC addrs from receive
913 * address registers and the multicast table. Uses unused receive address
914 * registers for the first multicast addresses, and hashes the rest into the
917 s32 ixgbe_update_mc_addr_list(struct ixgbe_hw *hw, u8 *mc_addr_list,
918 u32 mc_addr_count, ixgbe_mc_addr_itr func,
921 return ixgbe_call_func(hw, hw->mac.ops.update_mc_addr_list, (hw,
922 mc_addr_list, mc_addr_count, func, clear),
923 IXGBE_NOT_IMPLEMENTED);
927 * ixgbe_enable_mc - Enable multicast address in RAR
928 * @hw: pointer to hardware structure
930 * Enables multicast address in RAR and the use of the multicast hash table.
932 s32 ixgbe_enable_mc(struct ixgbe_hw *hw)
934 return ixgbe_call_func(hw, hw->mac.ops.enable_mc, (hw),
935 IXGBE_NOT_IMPLEMENTED);
939 * ixgbe_disable_mc - Disable multicast address in RAR
940 * @hw: pointer to hardware structure
942 * Disables multicast address in RAR and the use of the multicast hash table.
944 s32 ixgbe_disable_mc(struct ixgbe_hw *hw)
946 return ixgbe_call_func(hw, hw->mac.ops.disable_mc, (hw),
947 IXGBE_NOT_IMPLEMENTED);
951 * ixgbe_clear_vfta - Clear VLAN filter table
952 * @hw: pointer to hardware structure
954 * Clears the VLAN filer table, and the VMDq index associated with the filter
956 s32 ixgbe_clear_vfta(struct ixgbe_hw *hw)
958 return ixgbe_call_func(hw, hw->mac.ops.clear_vfta, (hw),
959 IXGBE_NOT_IMPLEMENTED);
963 * ixgbe_set_vfta - Set VLAN filter table
964 * @hw: pointer to hardware structure
965 * @vlan: VLAN id to write to VLAN filter
966 * @vind: VMDq output index that maps queue to VLAN id in VFTA
967 * @vlan_on: boolean flag to turn on/off VLAN in VFTA
969 * Turn on/off specified VLAN in the VLAN filter table.
971 s32 ixgbe_set_vfta(struct ixgbe_hw *hw, u32 vlan, u32 vind, bool vlan_on)
973 return ixgbe_call_func(hw, hw->mac.ops.set_vfta, (hw, vlan, vind,
974 vlan_on), IXGBE_NOT_IMPLEMENTED);
978 * ixgbe_set_vlvf - Set VLAN Pool Filter
979 * @hw: pointer to hardware structure
980 * @vlan: VLAN id to write to VLAN filter
981 * @vind: VMDq output index that maps queue to VLAN id in VFVFB
982 * @vlan_on: boolean flag to turn on/off VLAN in VFVF
983 * @vfta_changed: pointer to boolean flag which indicates whether VFTA
986 * Turn on/off specified bit in VLVF table.
988 s32 ixgbe_set_vlvf(struct ixgbe_hw *hw, u32 vlan, u32 vind, bool vlan_on,
991 return ixgbe_call_func(hw, hw->mac.ops.set_vlvf, (hw, vlan, vind,
992 vlan_on, vfta_changed), IXGBE_NOT_IMPLEMENTED);
996 * ixgbe_fc_enable - Enable flow control
997 * @hw: pointer to hardware structure
999 * Configures the flow control settings based on SW configuration.
1001 s32 ixgbe_fc_enable(struct ixgbe_hw *hw)
1003 return ixgbe_call_func(hw, hw->mac.ops.fc_enable, (hw),
1004 IXGBE_NOT_IMPLEMENTED);
1008 * ixgbe_set_fw_drv_ver - Try to send the driver version number FW
1009 * @hw: pointer to hardware structure
1010 * @maj: driver major number to be sent to firmware
1011 * @min: driver minor number to be sent to firmware
1012 * @build: driver build number to be sent to firmware
1013 * @ver: driver version number to be sent to firmware
1015 s32 ixgbe_set_fw_drv_ver(struct ixgbe_hw *hw, u8 maj, u8 min, u8 build,
1018 return ixgbe_call_func(hw, hw->mac.ops.set_fw_drv_ver, (hw, maj, min,
1019 build, ver), IXGBE_NOT_IMPLEMENTED);
1026 * ixgbe_read_analog_reg8 - Reads 8 bit analog register
1027 * @hw: pointer to hardware structure
1028 * @reg: analog register to read
1031 * Performs write operation to analog register specified.
1033 s32 ixgbe_read_analog_reg8(struct ixgbe_hw *hw, u32 reg, u8 *val)
1035 return ixgbe_call_func(hw, hw->mac.ops.read_analog_reg8, (hw, reg,
1036 val), IXGBE_NOT_IMPLEMENTED);
1040 * ixgbe_write_analog_reg8 - Writes 8 bit analog register
1041 * @hw: pointer to hardware structure
1042 * @reg: analog register to write
1043 * @val: value to write
1045 * Performs write operation to Atlas analog register specified.
1047 s32 ixgbe_write_analog_reg8(struct ixgbe_hw *hw, u32 reg, u8 val)
1049 return ixgbe_call_func(hw, hw->mac.ops.write_analog_reg8, (hw, reg,
1050 val), IXGBE_NOT_IMPLEMENTED);
1054 * ixgbe_init_uta_tables - Initializes Unicast Table Arrays.
1055 * @hw: pointer to hardware structure
1057 * Initializes the Unicast Table Arrays to zero on device load. This
1058 * is part of the Rx init addr execution path.
1060 s32 ixgbe_init_uta_tables(struct ixgbe_hw *hw)
1062 return ixgbe_call_func(hw, hw->mac.ops.init_uta_tables, (hw),
1063 IXGBE_NOT_IMPLEMENTED);
1067 * ixgbe_read_i2c_byte - Reads 8 bit word over I2C at specified device address
1068 * @hw: pointer to hardware structure
1069 * @byte_offset: byte offset to read
1072 * Performs byte read operation to SFP module's EEPROM over I2C interface.
1074 s32 ixgbe_read_i2c_byte(struct ixgbe_hw *hw, u8 byte_offset, u8 dev_addr,
1077 return ixgbe_call_func(hw, hw->phy.ops.read_i2c_byte, (hw, byte_offset,
1078 dev_addr, data), IXGBE_NOT_IMPLEMENTED);
1082 * ixgbe_write_i2c_byte - Writes 8 bit word over I2C
1083 * @hw: pointer to hardware structure
1084 * @byte_offset: byte offset to write
1085 * @data: value to write
1087 * Performs byte write operation to SFP module's EEPROM over I2C interface
1088 * at a specified device address.
1090 s32 ixgbe_write_i2c_byte(struct ixgbe_hw *hw, u8 byte_offset, u8 dev_addr,
1093 return ixgbe_call_func(hw, hw->phy.ops.write_i2c_byte, (hw, byte_offset,
1094 dev_addr, data), IXGBE_NOT_IMPLEMENTED);
1098 * ixgbe_write_i2c_eeprom - Writes 8 bit EEPROM word over I2C interface
1099 * @hw: pointer to hardware structure
1100 * @byte_offset: EEPROM byte offset to write
1101 * @eeprom_data: value to write
1103 * Performs byte write operation to SFP module's EEPROM over I2C interface.
1105 s32 ixgbe_write_i2c_eeprom(struct ixgbe_hw *hw,
1106 u8 byte_offset, u8 eeprom_data)
1108 return ixgbe_call_func(hw, hw->phy.ops.write_i2c_eeprom,
1109 (hw, byte_offset, eeprom_data),
1110 IXGBE_NOT_IMPLEMENTED);
1114 * ixgbe_read_i2c_eeprom - Reads 8 bit EEPROM word over I2C interface
1115 * @hw: pointer to hardware structure
1116 * @byte_offset: EEPROM byte offset to read
1117 * @eeprom_data: value read
1119 * Performs byte read operation to SFP module's EEPROM over I2C interface.
1121 s32 ixgbe_read_i2c_eeprom(struct ixgbe_hw *hw, u8 byte_offset, u8 *eeprom_data)
1123 return ixgbe_call_func(hw, hw->phy.ops.read_i2c_eeprom,
1124 (hw, byte_offset, eeprom_data),
1125 IXGBE_NOT_IMPLEMENTED);
1129 * ixgbe_get_supported_physical_layer - Returns physical layer type
1130 * @hw: pointer to hardware structure
1132 * Determines physical layer capabilities of the current configuration.
1134 u32 ixgbe_get_supported_physical_layer(struct ixgbe_hw *hw)
1136 return ixgbe_call_func(hw, hw->mac.ops.get_supported_physical_layer,
1137 (hw), IXGBE_PHYSICAL_LAYER_UNKNOWN);
1141 * ixgbe_enable_rx_dma - Enables Rx DMA unit, dependent on device specifics
1142 * @hw: pointer to hardware structure
1143 * @regval: bitfield to write to the Rx DMA register
1145 * Enables the Rx DMA unit of the device.
1147 s32 ixgbe_enable_rx_dma(struct ixgbe_hw *hw, u32 regval)
1149 return ixgbe_call_func(hw, hw->mac.ops.enable_rx_dma,
1150 (hw, regval), IXGBE_NOT_IMPLEMENTED);
1154 * ixgbe_disable_sec_rx_path - Stops the receive data path
1155 * @hw: pointer to hardware structure
1157 * Stops the receive data path.
1159 s32 ixgbe_disable_sec_rx_path(struct ixgbe_hw *hw)
1161 return ixgbe_call_func(hw, hw->mac.ops.disable_sec_rx_path,
1162 (hw), IXGBE_NOT_IMPLEMENTED);
1166 * ixgbe_enable_sec_rx_path - Enables the receive data path
1167 * @hw: pointer to hardware structure
1169 * Enables the receive data path.
1171 s32 ixgbe_enable_sec_rx_path(struct ixgbe_hw *hw)
1173 return ixgbe_call_func(hw, hw->mac.ops.enable_sec_rx_path,
1174 (hw), IXGBE_NOT_IMPLEMENTED);
1178 * ixgbe_acquire_swfw_semaphore - Acquire SWFW semaphore
1179 * @hw: pointer to hardware structure
1180 * @mask: Mask to specify which semaphore to acquire
1182 * Acquires the SWFW semaphore through SW_FW_SYNC register for the specified
1183 * function (CSR, PHY0, PHY1, EEPROM, Flash)
1185 s32 ixgbe_acquire_swfw_semaphore(struct ixgbe_hw *hw, u16 mask)
1187 return ixgbe_call_func(hw, hw->mac.ops.acquire_swfw_sync,
1188 (hw, mask), IXGBE_NOT_IMPLEMENTED);
1192 * ixgbe_release_swfw_semaphore - Release SWFW semaphore
1193 * @hw: pointer to hardware structure
1194 * @mask: Mask to specify which semaphore to release
1196 * Releases the SWFW semaphore through SW_FW_SYNC register for the specified
1197 * function (CSR, PHY0, PHY1, EEPROM, Flash)
1199 void ixgbe_release_swfw_semaphore(struct ixgbe_hw *hw, u16 mask)
1201 if (hw->mac.ops.release_swfw_sync)
1202 hw->mac.ops.release_swfw_sync(hw, mask);