4 * Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
45 #include <rte_byteorder.h>
46 #include <rte_common.h>
47 #include <rte_cycles.h>
49 #include <rte_debug.h>
50 #include <rte_interrupts.h>
52 #include <rte_memory.h>
53 #include <rte_memzone.h>
54 #include <rte_launch.h>
55 #include <rte_tailq.h>
57 #include <rte_per_lcore.h>
58 #include <rte_lcore.h>
59 #include <rte_atomic.h>
60 #include <rte_branch_prediction.h>
62 #include <rte_mempool.h>
63 #include <rte_malloc.h>
65 #include <rte_ether.h>
66 #include <rte_ethdev.h>
67 #include <rte_prefetch.h>
71 #include <rte_string_fns.h>
72 #include <rte_errno.h>
74 #include "vmxnet3/vmxnet3_defs.h"
75 #include "vmxnet3_ring.h"
77 #include "vmxnet3_logs.h"
78 #include "vmxnet3_ethdev.h"
81 #define RTE_MBUF_DATA_DMA_ADDR(mb) \
82 (uint64_t) ((mb)->buf_physaddr + (mb)->data_off)
84 #define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(mb) \
85 (uint64_t) ((mb)->buf_physaddr + RTE_PKTMBUF_HEADROOM)
87 static uint32_t rxprod_reg[2] = {VMXNET3_REG_RXPROD, VMXNET3_REG_RXPROD2};
89 static inline int vmxnet3_post_rx_bufs(vmxnet3_rx_queue_t* , uint8_t);
90 static inline void vmxnet3_tq_tx_complete(vmxnet3_tx_queue_t *);
91 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER_NOT_USED
92 static void vmxnet3_rxq_dump(struct vmxnet3_rx_queue *);
93 static void vmxnet3_txq_dump(struct vmxnet3_tx_queue *);
96 static inline struct rte_mbuf *
97 rte_rxmbuf_alloc(struct rte_mempool *mp)
101 m = __rte_mbuf_raw_alloc(mp);
102 __rte_mbuf_sanity_check_raw(m, 0);
106 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER_NOT_USED
108 vmxnet3_rxq_dump(struct vmxnet3_rx_queue *rxq)
116 "RXQ: cmd0 base : 0x%p cmd1 base : 0x%p comp ring base : 0x%p.",
117 rxq->cmd_ring[0].base, rxq->cmd_ring[1].base, rxq->comp_ring.base);
119 "RXQ: cmd0 basePA : 0x%lx cmd1 basePA : 0x%lx comp ring basePA : 0x%lx.",
120 (unsigned long)rxq->cmd_ring[0].basePA,
121 (unsigned long)rxq->cmd_ring[1].basePA,
122 (unsigned long)rxq->comp_ring.basePA);
124 avail = vmxnet3_cmd_ring_desc_avail(&rxq->cmd_ring[0]);
126 "RXQ:cmd0: size=%u; free=%u; next2proc=%u; queued=%u",
127 (uint32_t)rxq->cmd_ring[0].size, avail,
128 rxq->comp_ring.next2proc,
129 rxq->cmd_ring[0].size - avail);
131 avail = vmxnet3_cmd_ring_desc_avail(&rxq->cmd_ring[1]);
132 PMD_RX_LOG(DEBUG, "RXQ:cmd1 size=%u; free=%u; next2proc=%u; queued=%u",
133 (uint32_t)rxq->cmd_ring[1].size, avail, rxq->comp_ring.next2proc,
134 rxq->cmd_ring[1].size - avail);
139 vmxnet3_txq_dump(struct vmxnet3_tx_queue *txq)
146 PMD_TX_LOG(DEBUG, "TXQ: cmd base : 0x%p comp ring base : 0x%p.",
147 txq->cmd_ring.base, txq->comp_ring.base);
148 PMD_TX_LOG(DEBUG, "TXQ: cmd basePA : 0x%lx comp ring basePA : 0x%lx.",
149 (unsigned long)txq->cmd_ring.basePA,
150 (unsigned long)txq->comp_ring.basePA);
152 avail = vmxnet3_cmd_ring_desc_avail(&txq->cmd_ring);
153 PMD_TX_LOG(DEBUG, "TXQ: size=%u; free=%u; next2proc=%u; queued=%u",
154 (uint32_t)txq->cmd_ring.size, avail,
155 txq->comp_ring.next2proc, txq->cmd_ring.size - avail);
160 vmxnet3_cmd_ring_release(vmxnet3_cmd_ring_t *ring)
162 while (ring->next2comp != ring->next2fill) {
163 /* No need to worry about tx desc ownership, device is quiesced by now. */
164 vmxnet3_buf_info_t *buf_info = ring->buf_info + ring->next2comp;
167 rte_pktmbuf_free(buf_info->m);
172 vmxnet3_cmd_ring_adv_next2comp(ring);
174 rte_free(ring->buf_info);
175 ring->buf_info = NULL;
179 vmxnet3_dev_tx_queue_release(void *txq)
181 vmxnet3_tx_queue_t *tq = txq;
184 /* Release the cmd_ring */
185 vmxnet3_cmd_ring_release(&tq->cmd_ring);
190 vmxnet3_dev_rx_queue_release(void *rxq)
193 vmxnet3_rx_queue_t *rq = rxq;
196 /* Release both the cmd_rings */
197 for (i = 0; i < VMXNET3_RX_CMDRING_SIZE; i++)
198 vmxnet3_cmd_ring_release(&rq->cmd_ring[i]);
203 vmxnet3_dev_clear_queues(struct rte_eth_dev *dev)
207 PMD_INIT_FUNC_TRACE();
209 for (i = 0; i < dev->data->nb_tx_queues; i++) {
210 struct vmxnet3_tx_queue *txq = dev->data->tx_queues[i];
214 vmxnet3_dev_tx_queue_release(txq);
218 for (i = 0; i < dev->data->nb_rx_queues; i++) {
219 struct vmxnet3_rx_queue *rxq = dev->data->rx_queues[i];
223 vmxnet3_dev_rx_queue_release(rxq);
229 vmxnet3_tq_tx_complete(vmxnet3_tx_queue_t *txq)
232 struct rte_mbuf *mbuf;
233 vmxnet3_comp_ring_t *comp_ring = &txq->comp_ring;
234 struct Vmxnet3_TxCompDesc *tcd = (struct Vmxnet3_TxCompDesc *)
235 (comp_ring->base + comp_ring->next2proc);
237 while (tcd->gen == comp_ring->gen) {
239 /* Release cmd_ring descriptor and free mbuf */
240 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
241 VMXNET3_ASSERT(txq->cmd_ring.base[tcd->txdIdx].txd.eop == 1);
243 mbuf = txq->cmd_ring.buf_info[tcd->txdIdx].m;
244 if (unlikely(mbuf == NULL))
245 rte_panic("EOP desc does not point to a valid mbuf");
247 rte_pktmbuf_free(mbuf);
250 txq->cmd_ring.buf_info[tcd->txdIdx].m = NULL;
251 /* Mark the txd for which tcd was generated as completed */
252 vmxnet3_cmd_ring_adv_next2comp(&txq->cmd_ring);
254 vmxnet3_comp_ring_adv_next2proc(comp_ring);
255 tcd = (struct Vmxnet3_TxCompDesc *)(comp_ring->base +
256 comp_ring->next2proc);
260 PMD_TX_LOG(DEBUG, "Processed %d tx comps & command descs.", completed);
264 vmxnet3_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,
268 Vmxnet3_TxDesc *txd = NULL;
269 vmxnet3_buf_info_t *tbi = NULL;
270 struct vmxnet3_hw *hw;
271 struct rte_mbuf *txm;
272 vmxnet3_tx_queue_t *txq = tx_queue;
277 PMD_TX_LOG(DEBUG, "Tx queue is stopped.");
281 /* Free up the comp_descriptors aggressively */
282 vmxnet3_tq_tx_complete(txq);
285 while (nb_tx < nb_pkts) {
287 if (vmxnet3_cmd_ring_desc_avail(&txq->cmd_ring)) {
289 txm = tx_pkts[nb_tx];
290 /* Don't support scatter packets yet, free them if met */
291 if (txm->nb_segs != 1) {
292 PMD_TX_LOG(DEBUG, "Don't support scatter packets yet, drop!");
293 rte_pktmbuf_free(tx_pkts[nb_tx]);
294 txq->stats.drop_total++;
300 /* Needs to minus ether header len */
301 if (txm->data_len > (hw->cur_mtu + ETHER_HDR_LEN)) {
302 PMD_TX_LOG(DEBUG, "Packet data_len higher than MTU");
303 rte_pktmbuf_free(tx_pkts[nb_tx]);
304 txq->stats.drop_total++;
310 txd = (Vmxnet3_TxDesc *)(txq->cmd_ring.base + txq->cmd_ring.next2fill);
312 /* Fill the tx descriptor */
313 tbi = txq->cmd_ring.buf_info + txq->cmd_ring.next2fill;
314 tbi->bufPA = RTE_MBUF_DATA_DMA_ADDR(txm);
315 txd->addr = tbi->bufPA;
316 txd->len = txm->data_len;
318 /* Mark the last descriptor as End of Packet. */
322 /* Add VLAN tag if requested */
323 if (txm->ol_flags & PKT_TX_VLAN_PKT) {
325 txd->tci = rte_cpu_to_le_16(txm->vlan_tci);
328 /* Record current mbuf for freeing it later in tx complete */
329 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
334 /* Set the offloading mode to default */
336 txd->om = VMXNET3_OM_NONE;
339 /* finally flip the GEN bit of the SOP desc */
340 txd->gen = txq->cmd_ring.gen;
341 txq->shared->ctrl.txNumDeferred++;
343 /* move to the next2fill descriptor */
344 vmxnet3_cmd_ring_adv_next2fill(&txq->cmd_ring);
348 PMD_TX_LOG(DEBUG, "No free tx cmd desc(s)");
349 txq->stats.drop_total += (nb_pkts - nb_tx);
354 PMD_TX_LOG(DEBUG, "vmxnet3 txThreshold: %u", txq->shared->ctrl.txThreshold);
356 if (txq->shared->ctrl.txNumDeferred >= txq->shared->ctrl.txThreshold) {
358 txq->shared->ctrl.txNumDeferred = 0;
359 /* Notify vSwitch that packets are available. */
360 VMXNET3_WRITE_BAR0_REG(hw, (VMXNET3_REG_TXPROD + txq->queue_id * VMXNET3_REG_ALIGN),
361 txq->cmd_ring.next2fill);
368 * Allocates mbufs and clusters. Post rx descriptors with buffer details
369 * so that device can receive packets in those buffers.
371 * Among the two rings, 1st ring contains buffers of type 0 and type1.
372 * bufs_per_pkt is set such that for non-LRO cases all the buffers required
373 * by a frame will fit in 1st ring (1st buf of type0 and rest of type1).
374 * 2nd ring contains buffers of type 1 alone. Second ring mostly be used
379 vmxnet3_post_rx_bufs(vmxnet3_rx_queue_t *rxq, uint8_t ring_id)
382 uint32_t i = 0, val = 0;
383 struct vmxnet3_cmd_ring *ring = &rxq->cmd_ring[ring_id];
385 while (vmxnet3_cmd_ring_desc_avail(ring) > 0) {
386 struct Vmxnet3_RxDesc *rxd;
387 struct rte_mbuf *mbuf;
388 vmxnet3_buf_info_t *buf_info = &ring->buf_info[ring->next2fill];
390 rxd = (struct Vmxnet3_RxDesc *)(ring->base + ring->next2fill);
392 if (ring->rid == 0) {
393 /* Usually: One HEAD type buf per packet
394 * val = (ring->next2fill % rxq->hw->bufs_per_pkt) ?
395 * VMXNET3_RXD_BTYPE_BODY : VMXNET3_RXD_BTYPE_HEAD;
398 /* We use single packet buffer so all heads here */
399 val = VMXNET3_RXD_BTYPE_HEAD;
401 /* All BODY type buffers for 2nd ring; which won't be used at all by ESXi */
402 val = VMXNET3_RXD_BTYPE_BODY;
405 /* Allocate blank mbuf for the current Rx Descriptor */
406 mbuf = rte_rxmbuf_alloc(rxq->mp);
408 PMD_RX_LOG(ERR, "Error allocating mbuf in %s", __func__);
409 rxq->stats.rx_buf_alloc_failure++;
415 * Load mbuf pointer into buf_info[ring_size]
416 * buf_info structure is equivalent to cookie for virtio-virtqueue
419 buf_info->len = (uint16_t)(mbuf->buf_len -
420 RTE_PKTMBUF_HEADROOM);
421 buf_info->bufPA = RTE_MBUF_DATA_DMA_ADDR_DEFAULT(mbuf);
423 /* Load Rx Descriptor with the buffer's GPA */
424 rxd->addr = buf_info->bufPA;
426 /* After this point rxd->addr MUST not be NULL */
428 rxd->len = buf_info->len;
429 /* Flip gen bit at the end to change ownership */
430 rxd->gen = ring->gen;
432 vmxnet3_cmd_ring_adv_next2fill(ring);
436 /* Return error only if no buffers are posted at present */
437 if (vmxnet3_cmd_ring_desc_avail(ring) >= (ring->size - 1))
444 * Process the Rx Completion Ring of given vmxnet3_rx_queue
445 * for nb_pkts burst and return the number of packets received
448 vmxnet3_recv_pkts(void *rx_queue, struct rte_mbuf **rx_pkts, uint16_t nb_pkts)
451 uint32_t nb_rxd, idx;
453 vmxnet3_rx_queue_t *rxq;
454 Vmxnet3_RxCompDesc *rcd;
455 vmxnet3_buf_info_t *rbi;
457 struct rte_mbuf *rxm = NULL;
458 struct vmxnet3_hw *hw;
468 rcd = &rxq->comp_ring.base[rxq->comp_ring.next2proc].rcd;
471 PMD_RX_LOG(DEBUG, "Rx queue is stopped.");
475 while (rcd->gen == rxq->comp_ring.gen) {
477 if (nb_rx >= nb_pkts)
480 ring_idx = (uint8_t)((rcd->rqID == rxq->qid1) ? 0 : 1);
481 rxd = (Vmxnet3_RxDesc *)rxq->cmd_ring[ring_idx].base + idx;
482 rbi = rxq->cmd_ring[ring_idx].buf_info + idx;
484 if (rcd->sop != 1 || rcd->eop != 1) {
485 rte_pktmbuf_free_seg(rbi->m);
487 PMD_RX_LOG(DEBUG, "Packet spread across multiple buffers\n)");
492 PMD_RX_LOG(DEBUG, "rxd idx: %d ring idx: %d.", idx, ring_idx);
494 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
495 VMXNET3_ASSERT(rcd->len <= rxd->len);
496 VMXNET3_ASSERT(rbi->m);
499 PMD_RX_LOG(DEBUG, "Rx buf was skipped. rxring[%d][%d]\n)",
501 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
502 VMXNET3_ASSERT(rcd->sop && rcd->eop);
504 rte_pktmbuf_free_seg(rbi->m);
509 /* Assuming a packet is coming in a single packet buffer */
510 if (rxd->btype != VMXNET3_RXD_BTYPE_HEAD) {
512 "Alert : Misbehaving device, incorrect "
513 " buffer type used. iPacket dropped.");
514 rte_pktmbuf_free_seg(rbi->m);
517 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
518 VMXNET3_ASSERT(rxd->btype == VMXNET3_RXD_BTYPE_HEAD);
520 /* Get the packet buffer pointer from buf_info */
523 /* Clear descriptor associated buf_info to be reused */
527 /* Update the index that we received a packet */
528 rxq->cmd_ring[ring_idx].next2comp = idx;
530 /* For RCD with EOP set, check if there is frame error */
532 rxq->stats.drop_total++;
533 rxq->stats.drop_err++;
536 rxq->stats.drop_fcs++;
537 PMD_RX_LOG(ERR, "Recv packet dropped due to frame err.");
539 PMD_RX_LOG(ERR, "Error in received packet rcd#:%d rxd:%d",
540 (int)(rcd - (struct Vmxnet3_RxCompDesc *)
541 rxq->comp_ring.base), rcd->rxdIdx);
542 rte_pktmbuf_free_seg(rxm);
547 /* Check for hardware stripped VLAN tag */
549 PMD_RX_LOG(ERR, "Received packet with vlan ID: %d.",
551 rxm->ol_flags = PKT_RX_VLAN_PKT;
552 #ifdef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER
553 VMXNET3_ASSERT(rxm &&
554 rte_pktmbuf_mtod(rxm, void *));
556 /* Copy vlan tag in packet buffer */
557 rxm->vlan_tci = rte_le_to_cpu_16((uint16_t)rcd->tci);
563 /* Initialize newly received packet buffer */
564 rxm->port = rxq->port_id;
567 rxm->pkt_len = (uint16_t)rcd->len;
568 rxm->data_len = (uint16_t)rcd->len;
569 rxm->port = rxq->port_id;
570 rxm->data_off = RTE_PKTMBUF_HEADROOM;
572 rx_pkts[nb_rx++] = rxm;
574 rxq->cmd_ring[ring_idx].next2comp = idx;
575 VMXNET3_INC_RING_IDX_ONLY(rxq->cmd_ring[ring_idx].next2comp, rxq->cmd_ring[ring_idx].size);
577 /* It's time to allocate some new buf and renew descriptors */
578 vmxnet3_post_rx_bufs(rxq, ring_idx);
579 if (unlikely(rxq->shared->ctrl.updateRxProd)) {
580 VMXNET3_WRITE_BAR0_REG(hw, rxprod_reg[ring_idx] + (rxq->queue_id * VMXNET3_REG_ALIGN),
581 rxq->cmd_ring[ring_idx].next2fill);
584 /* Advance to the next descriptor in comp_ring */
585 vmxnet3_comp_ring_adv_next2proc(&rxq->comp_ring);
587 rcd = &rxq->comp_ring.base[rxq->comp_ring.next2proc].rcd;
589 if (nb_rxd > rxq->cmd_ring[0].size) {
591 "Used up quota of receiving packets,"
592 " relinquish control.");
602 * Create memzone for device rings. malloc can't be used as the physical address is
603 * needed. If the memzone is already created, then this function returns a ptr
606 static const struct rte_memzone *
607 ring_dma_zone_reserve(struct rte_eth_dev *dev, const char *ring_name,
608 uint16_t queue_id, uint32_t ring_size, int socket_id)
610 char z_name[RTE_MEMZONE_NAMESIZE];
611 const struct rte_memzone *mz;
613 snprintf(z_name, sizeof(z_name), "%s_%s_%d_%d",
614 dev->driver->pci_drv.name, ring_name,
615 dev->data->port_id, queue_id);
617 mz = rte_memzone_lookup(z_name);
621 return rte_memzone_reserve_aligned(z_name, ring_size,
622 socket_id, 0, VMXNET3_RING_BA_ALIGN);
626 vmxnet3_dev_tx_queue_setup(struct rte_eth_dev *dev,
629 unsigned int socket_id,
630 __attribute__((unused)) const struct rte_eth_txconf *tx_conf)
632 struct vmxnet3_hw *hw = dev->data->dev_private;
633 const struct rte_memzone *mz;
634 struct vmxnet3_tx_queue *txq;
635 struct vmxnet3_cmd_ring *ring;
636 struct vmxnet3_comp_ring *comp_ring;
639 PMD_INIT_FUNC_TRACE();
641 if ((tx_conf->txq_flags & ETH_TXQ_FLAGS_NOMULTSEGS) !=
642 ETH_TXQ_FLAGS_NOMULTSEGS) {
643 PMD_INIT_LOG(ERR, "TX Multi segment not support yet");
647 if ((tx_conf->txq_flags & ETH_TXQ_FLAGS_NOOFFLOADS) !=
648 ETH_TXQ_FLAGS_NOOFFLOADS) {
649 PMD_INIT_LOG(ERR, "TX not support offload function yet");
653 txq = rte_zmalloc("ethdev_tx_queue", sizeof(struct vmxnet3_tx_queue), CACHE_LINE_SIZE);
655 PMD_INIT_LOG(ERR, "Can not allocate tx queue structure");
659 txq->queue_id = queue_idx;
660 txq->port_id = dev->data->port_id;
661 txq->shared = &hw->tqd_start[queue_idx];
663 txq->qid = queue_idx;
666 ring = &txq->cmd_ring;
667 comp_ring = &txq->comp_ring;
669 /* Tx vmxnet ring length should be between 512-4096 */
670 if (nb_desc < VMXNET3_DEF_TX_RING_SIZE) {
671 PMD_INIT_LOG(ERR, "VMXNET3 Tx Ring Size Min: %u",
672 VMXNET3_DEF_TX_RING_SIZE);
674 } else if (nb_desc > VMXNET3_TX_RING_MAX_SIZE) {
675 PMD_INIT_LOG(ERR, "VMXNET3 Tx Ring Size Max: %u",
676 VMXNET3_TX_RING_MAX_SIZE);
679 ring->size = nb_desc;
680 ring->size &= ~VMXNET3_RING_SIZE_MASK;
682 comp_ring->size = ring->size;
684 /* Tx vmxnet rings structure initialization*/
687 ring->gen = VMXNET3_INIT_GEN;
688 comp_ring->next2proc = 0;
689 comp_ring->gen = VMXNET3_INIT_GEN;
691 size = sizeof(struct Vmxnet3_TxDesc) * ring->size;
692 size += sizeof(struct Vmxnet3_TxCompDesc) * comp_ring->size;
694 mz = ring_dma_zone_reserve(dev, "txdesc", queue_idx, size, socket_id);
696 PMD_INIT_LOG(ERR, "ERROR: Creating queue descriptors zone");
699 memset(mz->addr, 0, mz->len);
701 /* cmd_ring initialization */
702 ring->base = mz->addr;
703 ring->basePA = mz->phys_addr;
705 /* comp_ring initialization */
706 comp_ring->base = ring->base + ring->size;
707 comp_ring->basePA = ring->basePA +
708 (sizeof(struct Vmxnet3_TxDesc) * ring->size);
710 /* cmd_ring0 buf_info allocation */
711 ring->buf_info = rte_zmalloc("tx_ring_buf_info",
712 ring->size * sizeof(vmxnet3_buf_info_t), CACHE_LINE_SIZE);
713 if (ring->buf_info == NULL) {
714 PMD_INIT_LOG(ERR, "ERROR: Creating tx_buf_info structure");
718 /* Update the data portion with txq */
719 dev->data->tx_queues[queue_idx] = txq;
725 vmxnet3_dev_rx_queue_setup(struct rte_eth_dev *dev,
728 unsigned int socket_id,
729 __attribute__((unused)) const struct rte_eth_rxconf *rx_conf,
730 struct rte_mempool *mp)
732 const struct rte_memzone *mz;
733 struct vmxnet3_rx_queue *rxq;
734 struct vmxnet3_hw *hw = dev->data->dev_private;
735 struct vmxnet3_cmd_ring *ring0, *ring1, *ring;
736 struct vmxnet3_comp_ring *comp_ring;
741 struct rte_pktmbuf_pool_private *mbp_priv;
743 PMD_INIT_FUNC_TRACE();
745 mbp_priv = (struct rte_pktmbuf_pool_private *)
746 rte_mempool_get_priv(mp);
747 buf_size = (uint16_t) (mbp_priv->mbuf_data_room_size -
748 RTE_PKTMBUF_HEADROOM);
750 if (dev->data->dev_conf.rxmode.max_rx_pkt_len > buf_size) {
751 PMD_INIT_LOG(ERR, "buf_size = %u, max_pkt_len = %u, "
752 "VMXNET3 don't support scatter packets yet",
753 buf_size, dev->data->dev_conf.rxmode.max_rx_pkt_len);
757 rxq = rte_zmalloc("ethdev_rx_queue", sizeof(struct vmxnet3_rx_queue), CACHE_LINE_SIZE);
759 PMD_INIT_LOG(ERR, "Can not allocate rx queue structure");
764 rxq->queue_id = queue_idx;
765 rxq->port_id = dev->data->port_id;
766 rxq->shared = &hw->rqd_start[queue_idx];
768 rxq->qid1 = queue_idx;
769 rxq->qid2 = queue_idx + hw->num_rx_queues;
772 ring0 = &rxq->cmd_ring[0];
773 ring1 = &rxq->cmd_ring[1];
774 comp_ring = &rxq->comp_ring;
776 /* Rx vmxnet rings length should be between 256-4096 */
777 if (nb_desc < VMXNET3_DEF_RX_RING_SIZE) {
778 PMD_INIT_LOG(ERR, "VMXNET3 Rx Ring Size Min: 256");
780 } else if (nb_desc > VMXNET3_RX_RING_MAX_SIZE) {
781 PMD_INIT_LOG(ERR, "VMXNET3 Rx Ring Size Max: 4096");
784 ring0->size = nb_desc;
785 ring0->size &= ~VMXNET3_RING_SIZE_MASK;
786 ring1->size = ring0->size;
789 comp_ring->size = ring0->size + ring1->size;
791 /* Rx vmxnet rings structure initialization */
792 ring0->next2fill = 0;
793 ring1->next2fill = 0;
794 ring0->next2comp = 0;
795 ring1->next2comp = 0;
796 ring0->gen = VMXNET3_INIT_GEN;
797 ring1->gen = VMXNET3_INIT_GEN;
798 comp_ring->next2proc = 0;
799 comp_ring->gen = VMXNET3_INIT_GEN;
801 size = sizeof(struct Vmxnet3_RxDesc) * (ring0->size + ring1->size);
802 size += sizeof(struct Vmxnet3_RxCompDesc) * comp_ring->size;
804 mz = ring_dma_zone_reserve(dev, "rxdesc", queue_idx, size, socket_id);
806 PMD_INIT_LOG(ERR, "ERROR: Creating queue descriptors zone");
809 memset(mz->addr, 0, mz->len);
811 /* cmd_ring0 initialization */
812 ring0->base = mz->addr;
813 ring0->basePA = mz->phys_addr;
815 /* cmd_ring1 initialization */
816 ring1->base = ring0->base + ring0->size;
817 ring1->basePA = ring0->basePA + sizeof(struct Vmxnet3_RxDesc) * ring0->size;
819 /* comp_ring initialization */
820 comp_ring->base = ring1->base + ring1->size;
821 comp_ring->basePA = ring1->basePA + sizeof(struct Vmxnet3_RxDesc) *
824 /* cmd_ring0-cmd_ring1 buf_info allocation */
825 for (i = 0; i < VMXNET3_RX_CMDRING_SIZE; i++) {
827 ring = &rxq->cmd_ring[i];
829 snprintf(mem_name, sizeof(mem_name), "rx_ring_%d_buf_info", i);
831 ring->buf_info = rte_zmalloc(mem_name, ring->size * sizeof(vmxnet3_buf_info_t), CACHE_LINE_SIZE);
832 if (ring->buf_info == NULL) {
833 PMD_INIT_LOG(ERR, "ERROR: Creating rx_buf_info structure");
838 /* Update the data portion with rxq */
839 dev->data->rx_queues[queue_idx] = rxq;
845 * Initializes Receive Unit
846 * Load mbufs in rx queue in advance
849 vmxnet3_dev_rxtx_init(struct rte_eth_dev *dev)
851 struct vmxnet3_hw *hw = dev->data->dev_private;
856 PMD_INIT_FUNC_TRACE();
858 for (i = 0; i < hw->num_rx_queues; i++) {
859 vmxnet3_rx_queue_t *rxq = dev->data->rx_queues[i];
861 for (j = 0; j < VMXNET3_RX_CMDRING_SIZE; j++) {
862 /* Passing 0 as alloc_num will allocate full ring */
863 ret = vmxnet3_post_rx_bufs(rxq, j);
865 PMD_INIT_LOG(ERR, "ERROR: Posting Rxq: %d buffers ring: %d", i, j);
868 /* Updating device with the index:next2fill to fill the mbufs for coming packets */
869 if (unlikely(rxq->shared->ctrl.updateRxProd)) {
870 VMXNET3_WRITE_BAR0_REG(hw, rxprod_reg[j] + (rxq->queue_id * VMXNET3_REG_ALIGN),
871 rxq->cmd_ring[j].next2fill);
874 rxq->stopped = FALSE;
877 for (i = 0; i < dev->data->nb_tx_queues; i++) {
878 struct vmxnet3_tx_queue *txq = dev->data->tx_queues[i];
880 txq->stopped = FALSE;
886 static uint8_t rss_intel_key[40] = {
887 0x6D, 0x5A, 0x56, 0xDA, 0x25, 0x5B, 0x0E, 0xC2,
888 0x41, 0x67, 0x25, 0x3D, 0x43, 0xA3, 0x8F, 0xB0,
889 0xD0, 0xCA, 0x2B, 0xCB, 0xAE, 0x7B, 0x30, 0xB4,
890 0x77, 0xCB, 0x2D, 0xA3, 0x80, 0x30, 0xF2, 0x0C,
891 0x6A, 0x42, 0xB7, 0x3B, 0xBE, 0xAC, 0x01, 0xFA,
895 * Configure RSS feature
898 vmxnet3_rss_configure(struct rte_eth_dev *dev)
900 #define VMXNET3_RSS_OFFLOAD_ALL ( \
906 struct vmxnet3_hw *hw = dev->data->dev_private;
907 struct VMXNET3_RSSConf *dev_rss_conf;
908 struct rte_eth_rss_conf *port_rss_conf;
912 PMD_INIT_FUNC_TRACE();
914 dev_rss_conf = hw->rss_conf;
915 port_rss_conf = &dev->data->dev_conf.rx_adv_conf.rss_conf;
917 /* loading hashFunc */
918 dev_rss_conf->hashFunc = VMXNET3_RSS_HASH_FUNC_TOEPLITZ;
919 /* loading hashKeySize */
920 dev_rss_conf->hashKeySize = VMXNET3_RSS_MAX_KEY_SIZE;
921 /* loading indTableSize : Must not exceed VMXNET3_RSS_MAX_IND_TABLE_SIZE (128)*/
922 dev_rss_conf->indTableSize = (uint16_t)(hw->num_rx_queues * 4);
924 if (port_rss_conf->rss_key == NULL) {
925 /* Default hash key */
926 port_rss_conf->rss_key = rss_intel_key;
929 /* loading hashKey */
930 memcpy(&dev_rss_conf->hashKey[0], port_rss_conf->rss_key, dev_rss_conf->hashKeySize);
932 /* loading indTable */
933 for (i = 0, j = 0; i < dev_rss_conf->indTableSize; i++, j++) {
934 if (j == dev->data->nb_rx_queues)
936 dev_rss_conf->indTable[i] = j;
939 /* loading hashType */
940 dev_rss_conf->hashType = 0;
941 rss_hf = port_rss_conf->rss_hf & VMXNET3_RSS_OFFLOAD_ALL;
942 if (rss_hf & ETH_RSS_IPV4)
943 dev_rss_conf->hashType |= VMXNET3_RSS_HASH_TYPE_IPV4;
944 if (rss_hf & ETH_RSS_IPV4_TCP)
945 dev_rss_conf->hashType |= VMXNET3_RSS_HASH_TYPE_TCP_IPV4;
946 if (rss_hf & ETH_RSS_IPV6)
947 dev_rss_conf->hashType |= VMXNET3_RSS_HASH_TYPE_IPV6;
948 if (rss_hf & ETH_RSS_IPV6_TCP)
949 dev_rss_conf->hashType |= VMXNET3_RSS_HASH_TYPE_TCP_IPV6;
951 return VMXNET3_SUCCESS;
955 * Configure VLAN Filter feature
958 vmxnet3_vlan_configure(struct rte_eth_dev *dev)
961 struct vmxnet3_hw *hw = dev->data->dev_private;
962 uint32_t *vf_table = hw->shared->devRead.rxFilterConf.vfTable;
964 PMD_INIT_FUNC_TRACE();
966 /* Verify if this tag is already set */
967 for (i = 0; i < VMXNET3_VFT_SIZE; i++) {
968 /* Filter all vlan tags out by default */
970 /* To-Do: Provide another routine in dev_ops for user config */
972 PMD_INIT_LOG(DEBUG, "Registering VLAN portid: %"PRIu8" tag %u",
973 dev->data->port_id, vf_table[i]);
976 return VMXNET3_SUCCESS;