git.droids-corp.org
/
dpdk.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
net/qede/base: revise tunnel APIs/structs
[dpdk.git]
/
drivers
/
net
/
mlx5
/
mlx5_defs.h
diff --git
a/drivers/net/mlx5/mlx5_defs.h
b/drivers/net/mlx5/mlx5_defs.h
index
1f2a010
..
201bb33
100644
(file)
--- a/
drivers/net/mlx5/mlx5_defs.h
+++ b/
drivers/net/mlx5/mlx5_defs.h
@@
-34,8
+34,10
@@
#ifndef RTE_PMD_MLX5_DEFS_H_
#define RTE_PMD_MLX5_DEFS_H_
#ifndef RTE_PMD_MLX5_DEFS_H_
#define RTE_PMD_MLX5_DEFS_H_
+#include "mlx5_autoconf.h"
+
/* Reported driver name. */
/* Reported driver name. */
-#define MLX5_DRIVER_NAME "
librte_pmd
_mlx5"
+#define MLX5_DRIVER_NAME "
net
_mlx5"
/* Maximum number of simultaneous MAC addresses. */
#define MLX5_MAX_MAC_ADDRESSES 128
/* Maximum number of simultaneous MAC addresses. */
#define MLX5_MAX_MAC_ADDRESSES 128
@@
-44,23
+46,20
@@
#define MLX5_MAX_VLAN_IDS 128
/* Maximum number of special flows. */
#define MLX5_MAX_VLAN_IDS 128
/* Maximum number of special flows. */
-#define MLX5_MAX_SPECIAL_FLOWS 2
-
-/* Request send completion once in every 64 sends, might be less. */
-#define MLX5_PMD_TX_PER_COMP_REQ 64
-
-/* RSS Indirection table size. */
-#define RSS_INDIRECTION_TABLE_SIZE 512
+#define MLX5_MAX_SPECIAL_FLOWS 4
-/* Maximum number of Scatter/Gather Elements per Work Request. */
-#ifndef MLX5_PMD_SGE_WR_N
-#define MLX5_PMD_SGE_WR_N 4
-#endif
+/*
+ * Request TX completion every time descriptors reach this threshold since
+ * the previous request. Must be a power of two for performance reasons.
+ */
+#define MLX5_TX_COMP_THRESH 32
-/* Maximum size for inline data. */
-#ifndef MLX5_PMD_MAX_INLINE
-#define MLX5_PMD_MAX_INLINE 0
-#endif
+/*
+ * Request TX completion every time the total number of WQEBBs used for inlining
+ * packets exceeds the size of WQ divided by this divisor. Better to be power of
+ * two for performance.
+ */
+#define MLX5_TX_COMP_THRESH_INLINE_DIV (1 << 3)
/*
* Maximum number of cached Memory Pools (MPs) per TX queue. Each RTE MP
/*
* Maximum number of cached Memory Pools (MPs) per TX queue. Each RTE MP
@@
-84,4
+83,10
@@
/* Alarm timeout. */
#define MLX5_ALARM_TIMEOUT_US 100000
/* Alarm timeout. */
#define MLX5_ALARM_TIMEOUT_US 100000
+/* Maximum number of extended statistics counters. */
+#define MLX5_MAX_XSTATS 32
+
+/* Maximum Packet headers size (L2+L3+L4) for TSO. */
+#define MLX5_MAX_TSO_HEADER 128
+
#endif /* RTE_PMD_MLX5_DEFS_H_ */
#endif /* RTE_PMD_MLX5_DEFS_H_ */