first version of mainboard

[protos/xbee-elec.git] / gschem-sym / ATmega168_TQFP.sym

diff --git a/gschem-sym/ATmega168_TQFP.sym b/gschem-sym/ATmega168_TQFP.sym
new file mode 100644 (file)
index 0000000..096302f
--- /dev/null
+++ b/gschem-sym/ATmega168_TQFP.sym
@@ -0,0 +1,476 @@
+v 20110115 2
+T 3000 8900 8 10 1 1 0 6 1
+refdes=U?
+T 400 9050 5 10 0 0 0 0 1
+device=ATmega168_TQFP
+T 400 9250 5 10 0 0 0 0 1
+footprint=TQFP44
+P 2300 100 2300 300 1 0 0
+{
+T 2350 200 5 8 1 1 0 0 1
+pinnumber=4
+T 2350 200 5 8 0 1 0 2 1
+pinseq=4
+T 2300 450 9 8 1 1 0 3 1
+pinlabel=Reset
+T 2300 600 5 8 0 1 0 3 1
+pintype=in
+}
+L 2108 574 2492 574 3 0 0 0 -1 -1
+V 2300 350 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 1700 100 1700 400 1 0 0
+{
+T 1750 200 5 8 1 1 0 0 1
+pinnumber=7
+T 1750 200 5 8 0 1 0 2 1
+pinseq=7
+T 1700 450 9 8 1 1 0 3 1
+pinlabel=XTAL2
+T 1700 600 5 8 0 1 0 3 1
+pintype=out
+}
+P 1100 100 1100 400 1 0 0
+{
+T 1150 200 5 8 1 1 0 0 1
+pinnumber=8
+T 1150 200 5 8 0 1 0 2 1
+pinseq=8
+T 1100 450 9 8 1 1 0 3 1
+pinlabel=XTAL1
+T 1100 600 5 8 0 1 0 3 1
+pintype=in
+}
+P 100 2200 400 2200 1 0 0
+{
+T 300 2250 5 8 1 1 0 6 1
+pinnumber=16
+T 300 2150 5 8 0 1 0 8 1
+pinseq=16
+T 450 2200 9 8 1 1 0 0 1
+pinlabel=PD7 (OC2)
+T 450 2200 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 2600 400 2600 1 0 0
+{
+T 300 2650 5 8 1 1 0 6 1
+pinnumber=15
+T 300 2550 5 8 0 1 0 8 1
+pinseq=15
+T 450 2600 9 8 1 1 0 0 1
+pinlabel=PD6 (ICP1)
+T 450 2600 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3000 400 3000 1 0 0
+{
+T 300 3050 5 8 1 1 0 6 1
+pinnumber=14
+T 300 2950 5 8 0 1 0 8 1
+pinseq=14
+T 450 3000 9 8 1 1 0 0 1
+pinlabel=PD5 (OC1A)
+T 450 3000 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3400 400 3400 1 0 0
+{
+T 300 3450 5 8 1 1 0 6 1
+pinnumber=13
+T 300 3350 5 8 0 1 0 8 1
+pinseq=13
+T 450 3400 9 8 1 1 0 0 1
+pinlabel=PD4 (OC1B)
+T 450 3400 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 3800 400 3800 1 0 0
+{
+T 300 3850 5 8 1 1 0 6 1
+pinnumber=12
+T 300 3750 5 8 0 1 0 8 1
+pinseq=12
+T 450 3800 9 8 1 1 0 0 1
+pinlabel=PD3 (INT1)
+T 450 3800 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 4200 400 4200 1 0 0
+{
+T 300 4250 5 8 1 1 0 6 1
+pinnumber=11
+T 300 4150 5 8 0 1 0 8 1
+pinseq=11
+T 450 4200 9 8 1 1 0 0 1
+pinlabel=PD2 (INT0)
+T 450 4200 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 4600 400 4600 1 0 0
+{
+T 300 4650 5 8 1 1 0 6 1
+pinnumber=10
+T 300 4550 5 8 0 1 0 8 1
+pinseq=10
+T 450 4600 9 8 1 1 0 0 1
+pinlabel=PD1 (TXD)
+T 450 4600 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 5000 400 5000 1 0 0
+{
+T 300 5050 5 8 1 1 0 6 1
+pinnumber=9
+T 300 4950 5 8 0 1 0 8 1
+pinseq=9
+T 450 5000 9 8 1 1 0 0 1
+pinlabel=PD0 (RXD)
+T 450 5000 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 5600 400 5600 1 0 0
+{
+T 300 5650 5 8 1 1 0 6 1
+pinnumber=3
+T 300 5550 5 8 0 1 0 8 1
+pinseq=3
+T 450 5600 9 8 1 1 0 0 1
+pinlabel=PB7 (SCK)
+T 450 5600 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 6000 400 6000 1 0 0
+{
+T 300 6050 5 8 1 1 0 6 1
+pinnumber=2
+T 300 5950 5 8 0 1 0 8 1
+pinseq=2
+T 450 6000 9 8 1 1 0 0 1
+pinlabel=PB6 (MISO)
+T 450 6000 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 6400 400 6400 1 0 0
+{
+T 300 6450 5 8 1 1 0 6 1
+pinnumber=1
+T 300 6350 5 8 0 1 0 8 1
+pinseq=1
+T 450 6400 9 8 1 1 0 0 1
+pinlabel=PB5 (MOSI)
+T 450 6400 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 6800 400 6800 1 0 0
+{
+T 300 6850 5 8 1 1 0 6 1
+pinnumber=44
+T 300 6750 5 8 0 1 0 8 1
+pinseq=44
+T 450 6800 9 8 1 1 0 0 1
+pinlabel=PB4 (SS)
+T 450 6800 5 8 0 1 0 2 1
+pintype=io
+}
+L 862 6924 1062 6924 3 0 0 0 -1 -1
+P 100 7200 400 7200 1 0 0
+{
+T 300 7250 5 8 1 1 0 6 1
+pinnumber=43
+T 300 7150 5 8 0 1 0 8 1
+pinseq=43
+T 450 7200 9 8 1 1 0 0 1
+pinlabel=PB3 (AIN1/OC0)
+T 450 7200 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 7600 400 7600 1 0 0
+{
+T 300 7650 5 8 1 1 0 6 1
+pinnumber=42
+T 300 7550 5 8 0 1 0 8 1
+pinseq=42
+T 450 7600 9 8 1 1 0 0 1
+pinlabel=PB2 (AIN0/INT2)
+T 450 7600 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 8000 400 8000 1 0 0
+{
+T 300 8050 5 8 1 1 0 6 1
+pinnumber=41
+T 300 7950 5 8 0 1 0 8 1
+pinseq=41
+T 450 8000 9 8 1 1 0 0 1
+pinlabel=PB1 (T1)
+T 450 8000 5 8 0 1 0 2 1
+pintype=io
+}
+P 100 8400 400 8400 1 0 0
+{
+T 300 8450 5 8 1 1 0 6 1
+pinnumber=40
+T 300 8350 5 8 0 1 0 8 1
+pinseq=40
+T 450 8400 9 8 1 1 0 0 1
+pinlabel=PB0 (XCK/T0)
+T 450 8400 5 8 0 1 0 2 1
+pintype=io
+}
+P 3300 2200 3000 2200 1 0 0
+{
+T 3100 2250 5 8 1 1 0 0 1
+pinnumber=26
+T 3100 2150 5 8 0 1 0 2 1
+pinseq=26
+T 2950 2200 9 8 1 1 0 6 1
+pinlabel=(TOSC2) PC7
+T 2950 2200 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 2600 3000 2600 1 0 0
+{
+T 3100 2650 5 8 1 1 0 0 1
+pinnumber=25
+T 3100 2550 5 8 0 1 0 2 1
+pinseq=25
+T 2950 2600 9 8 1 1 0 6 1
+pinlabel=(TOSC1) PC6
+T 2950 2600 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 3000 3000 3000 1 0 0
+{
+T 3100 3050 5 8 1 1 0 0 1
+pinnumber=24
+T 3100 2950 5 8 0 1 0 2 1
+pinseq=24
+T 2950 3000 9 8 1 1 0 6 1
+pinlabel=(TDI) PC5
+T 2950 3000 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 3400 3000 3400 1 0 0
+{
+T 3100 3450 5 8 1 1 0 0 1
+pinnumber=23
+T 3100 3350 5 8 0 1 0 2 1
+pinseq=23
+T 2950 3400 9 8 1 1 0 6 1
+pinlabel=(TDO) PC4
+T 2950 3400 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 3800 3000 3800 1 0 0
+{
+T 3100 3850 5 8 1 1 0 0 1
+pinnumber=22
+T 3100 3750 5 8 0 1 0 2 1
+pinseq=22
+T 2950 3800 9 8 1 1 0 6 1
+pinlabel=(TMS) PC3
+T 2950 3800 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 4200 3000 4200 1 0 0
+{
+T 3100 4250 5 8 1 1 0 0 1
+pinnumber=21
+T 3100 4150 5 8 0 1 0 2 1
+pinseq=21
+T 2950 4200 9 8 1 1 0 6 1
+pinlabel=(TCK) PC2
+T 2950 4200 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 4600 3000 4600 1 0 0
+{
+T 3100 4650 5 8 1 1 0 0 1
+pinnumber=20
+T 3100 4550 5 8 0 1 0 2 1
+pinseq=20
+T 2950 4600 9 8 1 1 0 6 1
+pinlabel=(SDA) PC1
+T 2950 4600 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 5000 3000 5000 1 0 0
+{
+T 3100 5050 5 8 1 1 0 0 1
+pinnumber=19
+T 3100 4950 5 8 0 1 0 2 1
+pinseq=19
+T 2950 5000 9 8 1 1 0 6 1
+pinlabel=(SCL) PC0
+T 2950 5000 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 5600 3000 5600 1 0 0
+{
+T 3100 5650 5 8 1 1 0 0 1
+pinnumber=30
+T 3100 5550 5 8 0 1 0 2 1
+pinseq=30
+T 2950 5600 9 8 1 1 0 6 1
+pinlabel=(ADC7) PA7
+T 2950 5600 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 6000 3000 6000 1 0 0
+{
+T 3100 6050 5 8 1 1 0 0 1
+pinnumber=31
+T 3100 5950 5 8 0 1 0 2 1
+pinseq=31
+T 2950 6000 9 8 1 1 0 6 1
+pinlabel=(ADC6) PA6
+T 2950 6000 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 6400 3000 6400 1 0 0
+{
+T 3100 6450 5 8 1 1 0 0 1
+pinnumber=32
+T 3100 6350 5 8 0 1 0 2 1
+pinseq=32
+T 2950 6400 9 8 1 1 0 6 1
+pinlabel=(ADC5) PA5
+T 2950 6400 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 6800 3000 6800 1 0 0
+{
+T 3100 6850 5 8 1 1 0 0 1
+pinnumber=33
+T 3100 6750 5 8 0 1 0 2 1
+pinseq=33
+T 2950 6800 9 8 1 1 0 6 1
+pinlabel=(ADC4) PA4
+T 2950 6800 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 7200 3000 7200 1 0 0
+{
+T 3100 7250 5 8 1 1 0 0 1
+pinnumber=34
+T 3100 7150 5 8 0 1 0 2 1
+pinseq=34
+T 2950 7200 9 8 1 1 0 6 1
+pinlabel=(ADC3) PA3
+T 2950 7200 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 7600 3000 7600 1 0 0
+{
+T 3100 7650 5 8 1 1 0 0 1
+pinnumber=35
+T 3100 7550 5 8 0 1 0 2 1
+pinseq=35
+T 2950 7600 9 8 1 1 0 6 1
+pinlabel=(ADC2) PA2
+T 2950 7600 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 8000 3000 8000 1 0 0
+{
+T 3100 8050 5 8 1 1 0 0 1
+pinnumber=36
+T 3100 7950 5 8 0 1 0 2 1
+pinseq=36
+T 2950 8000 9 8 1 1 0 6 1
+pinlabel=(ADC1) PA1
+T 2950 8000 5 8 0 1 0 8 1
+pintype=io
+}
+P 3300 8400 3000 8400 1 0 0
+{
+T 3100 8450 5 8 1 1 0 0 1
+pinnumber=37
+T 3100 8350 5 8 0 1 0 2 1
+pinseq=37
+T 2950 8400 9 8 1 1 0 6 1
+pinlabel=(ADC0) PA0
+T 2950 8400 5 8 0 1 0 8 1
+pintype=io
+}
+B 400 400 2600 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 400 9850 5 10 0 0 0 0 1
+description=8-bit RISC micro controller (Atmel)
+T 400 10050 5 10 0 0 0 0 1
+numslots=0
+T 400 10250 5 10 0 0 0 0 1
+author=Matthijs ten Berge <tenbergemh@yahoo.com>
+T 400 8850 9 10 1 0 0 0 1
+ATmega16
+P 100 1600 400 1600 1 0 0
+{
+T 300 1650 5 8 1 1 0 6 1
+pinnumber=27
+T 300 1550 5 8 0 1 0 8 1
+pinseq=27
+T 450 1600 9 8 1 1 0 0 1
+pinlabel=AVCC
+T 450 1600 5 8 0 1 0 2 1
+pintype=pwr
+}
+P 100 1200 400 1200 1 0 0
+{
+T 300 1250 5 8 1 1 0 6 1
+pinnumber=29
+T 300 1150 5 8 0 1 0 8 1
+pinseq=29
+T 450 1200 9 8 1 1 0 0 1
+pinlabel=AREF
+T 450 1200 5 8 0 1 0 2 1
+pintype=io
+}
+T 0 0 8 10 0 0 0 0 1
+dist-license=GPL
+T 1600 0 8 10 0 0 0 0 1
+use-license=unlimited
+T 0 200 8 10 0 0 0 0 1
+comment=Suggested library: micro
+P 3300 1800 3000 1800 1 0 0
+{
+T 3100 1850 5 8 1 1 0 0 1
+pinnumber=6
+T 3100 1750 5 8 0 1 0 2 1
+pinseq=6
+T 2950 1800 9 8 1 1 0 6 1
+pinlabel=GND
+T 2950 1800 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 3300 1500 3000 1500 1 0 0
+{
+T 3100 1550 5 8 1 1 0 0 1
+pinnumber=18
+T 3100 1450 5 8 0 1 0 2 1
+pinseq=18
+T 2950 1500 9 8 1 1 0 6 1
+pinlabel=GND
+T 2950 1500 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 3300 1200 3000 1200 1 0 0
+{
+T 3100 1250 5 8 1 1 0 0 1
+pinnumber=28
+T 3100 1150 5 8 0 1 0 2 1
+pinseq=28
+T 2950 1200 9 8 1 1 0 6 1
+pinlabel=GND
+T 2950 1200 5 8 0 1 0 8 1
+pintype=pwr
+}
+P 3300 900 3000 900 1 0 0
+{
+T 3100 950 5 8 1 1 0 0 1
+pinnumber=39
+T 3100 850 5 8 0 1 0 2 1
+pinseq=39
+T 2950 900 9 8 1 1 0 6 1
+pinlabel=GND
+T 2950 900 5 8 0 1 0 8 1
+pintype=pwr
+}