doc/guides/prog_guide/glossary.rst

   1 ..  BSD LICENSE
   2     Copyright(c) 2010-2014 Intel Corporation. All rights reserved.
   3     All rights reserved.
   4
   5     Redistribution and use in source and binary forms, with or without
   6     modification, are permitted provided that the following conditions
   7     are met:
   8
   9     * Redistributions of source code must retain the above copyright
  10     notice, this list of conditions and the following disclaimer.
  11     * Redistributions in binary form must reproduce the above copyright
  12     notice, this list of conditions and the following disclaimer in
  13     the documentation and/or other materials provided with the
  14     distribution.
  15     * Neither the name of Intel Corporation nor the names of its
  16     contributors may be used to endorse or promote products derived
  17     from this software without specific prior written permission.
  18
  19     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  20     "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  21     LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  22     A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  23     OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  24     SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  25     LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  26     DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  27     THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  28     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29     OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30
  31 Glossary
  32 ========
  33
  34 ===============                   =========================================================================================================
  35 Term                              Definition
  36 ===============                   =========================================================================================================
  37 ACL                               Access Control List
  38
  39 API                               Application Programming Interface
  40
  41 ASLR                              Linux* kernel Address-Space Layout Randomization
  42
  43 BSD                               Berkeley Software Distribution
  44
  45 Clr                               Clear
  46
  47 CIDR                              Classless Inter-Domain Routing
  48
  49 Control Plane                     The control plane is concerned with the routing of packets and with providing a start or end point.
  50
  51 Core                              A core may include several lcores or threads if the processor supports hyperthreading.
  52
  53 Core Components                   A set of libraries provided by the DPDK, including eal, ring, mempool, mbuf, timers, and so on.
  54
  55 CPU                               Central Processing Unit
  56
  57 CRC                               Cyclic Redundancy Check
  58
  59 ctrlmbuf                          An *mbuf* carrying control data.
  60
  61 Data Plane                        In contrast to the control plane,
  62                                   the data plane in a network architecture are the layers involved when forwarding packets.
  63                                   These layers must be highly optimized to achieve good performance.
  64
  65 DIMM                              Dual In-line Memory Module
  66
  67 Doxygen                           A documentation generator used in the DPDK to generate the API reference.
  68
  69 DPDK                              Data Plane Development Kit
  70
  71 DRAM                              Dynamic Random Access Memory
  72
  73 EAL                               The Environment Abstraction Layer (EAL) provides a generic interface that hides the environment specifics
  74                                   from the applications and libraries.
  75                                   The services expected from the EAL are:
  76                                   development kit loading and launching, core affinity/ assignment procedures,
  77                                   system memory allocation/description, PCI bus access, inter-partition communication.
  78
  79 FIFO                              First In First Out
  80
  81 FPGA                              Field Programmable Gate Array
  82
  83 GbE                               Gigabit Ethernet
  84
  85 HW                                Hardware
  86
  87 HPET                              High Precision Event Timer;
  88                                   a hardware timer that provides a precise time reference on x86 platforms.
  89
  90 ID                                Identifier
  91
  92 IOCTL                             Input/Output Control
  93
  94 I/O                               Input/Output
  95
  96 IP                                Internet Protocol
  97
  98 IPv4                              Internet Protocol version 4
  99
 100 IPv6                              Internet Protocol version 6
 101
 102 lcore                             A logical execution unit of the processor, sometimes called a *hardware thread*.
 103
 104 KNI                               Kernel Network Interface
 105
 106 L1                                Layer 1
 107
 108 L2                                Layer 2
 109
 110 L3                                Layer 3
 111
 112 L4                                Layer 4
 113
 114 LAN                               Local Area Network
 115
 116 LPM                               Longest Prefix Match
 117
 118 master lcore                      The execution unit that executes the main() function and that launches other lcores.
 119
 120 mbuf                              An mbuf is a data structure used internally to carry messages (mainly network packets).
 121                                   The name is derived from BSD stacks.
 122                                   To understand the concepts of packet buffers or mbuf,
 123                                   refer to *TCP/IP Illustrated, Volume 2: The Implementation*.
 124
 125 MESI                              Modified Exclusive Shared Invalid (CPU cache coherency protocol)
 126
 127 MTU                               Maximum Transfer Unit
 128
 129 NIC                               Network Interface Card
 130
 131 OOO                               Out Of Order (execution of instructions within the CPU pipeline)
 132
 133 NUMA                              Non-uniform Memory Access
 134
 135 PCI                               Peripheral Connect Interface
 136
 137 PHY                               An abbreviation for the physical layer of the OSI model.
 138
 139 pktmbuf                           An *mbuf* carrying a network packet.
 140
 141 PMD                               Poll Mode Driver
 142
 143 QoS                               Quality of Service
 144
 145 RCU                               Read-Copy-Update algorithm, an alternative to simple rwlocks.
 146
 147 Rd                                Read
 148
 149 RED                               Random Early Detection
 150
 151 RSS                               Receive Side Scaling
 152
 153 RTE                               Run Time Environment.
 154                                   Provides a fast and simple framework for fast packet processing,
 155                                   in a lightweight environment as a Linux* application and
 156                                   using Poll Mode Drivers (PMDs) to increase speed.
 157
 158 Rx                                Reception
 159
 160 Slave lcore                       Any *lcore* that is not the *master lcore*.
 161
 162 Socket                            A physical CPU, that includes several *cores*.
 163
 164 SLA                               Service Level Agreement
 165
 166 srTCM                             Single Rate Three Color Marking
 167
 168 SRTD                              Scheduler Round Trip Delay
 169
 170 SW                                Software
 171
 172 Target                            In the DPDK, the target is a combination of architecture,
 173                                   machine, executive environment and toolchain.
 174                                   For example: i686-native-linuxapp-gcc.
 175
 176 TCP                               Transmission Control Protocol
 177
 178 TC                                Traffic Class
 179
 180 TLB                               Translation Lookaside Buffer
 181
 182 TLS                               Thread Local Storage
 183
 184 trTCM                             Two Rate Three Color Marking
 185
 186 TSC                               Time Stamp Counter
 187
 188 Tx                                Transmission
 189
 190 TUN/TAP                           TUN and TAP are virtual network kernel devices.
 191
 192 VLAN                              Virtual Local Area Network
 193
 194 Wr                                Write
 195
 196 WRED                              Weighted Random Early Detection
 197
 198 WRR                               Weighted Round Robin
 199 ===============                   =========================================================================================================