1 /* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0)
3 * Copyright 2010-2012 Freescale Semiconductor, Inc.
14 #include <rte_ethdev_driver.h>
15 #include <rte_ether.h>
18 #include <dpaa_list.h>
20 #ifndef FMAN_DEVICE_PATH
21 #define FMAN_DEVICE_PATH "/dev/mem"
24 #define MEMAC_NUM_OF_PADDRS 7 /* Num of additional exact match MAC adr regs */
26 /* Control and Configuration Register (COMMAND_CONFIG) for MEMAC */
27 #define CMD_CFG_LOOPBACK_EN 0x00000400
28 /**< 21 XGMII/GMII loopback enable */
29 #define CMD_CFG_PROMIS_EN 0x00000010
30 /**< 27 Promiscuous operation enable */
31 #define CMD_CFG_PAUSE_IGNORE 0x00000100
32 /**< 23 Ignore Pause frame quanta */
34 /* Statistics Configuration Register (STATN_CONFIG) */
35 #define STATS_CFG_CLR 0x00000004
36 /**< 29 Reset all counters */
37 #define STATS_CFG_CLR_ON_RD 0x00000002
38 /**< 30 Clear on read */
39 #define STATS_CFG_SATURATE 0x00000001
40 /**< 31 Saturate at the maximum val */
42 /**< Max receive frame length mask */
43 #define MAXFRM_SIZE_MEMAC 0x00007fe0
44 #define MAXFRM_RX_MASK 0x0000ffff
46 /**< Interface Mode Register Register for MEMAC */
47 #define IF_MODE_RLP 0x00000820
50 #define FMAN_PORT_MAX_EXT_POOLS_NUM 8
51 #define FMAN_PORT_OBS_EXT_POOLS_NUM 2
53 #define FMAN_PORT_CG_MAP_NUM 8
54 #define FMAN_PORT_PRS_RESULT_WORDS_NUM 8
55 #define FMAN_PORT_BMI_FIFO_UNITS 0x100
56 #define FMAN_PORT_IC_OFFSET_UNITS 0x10
58 #define FMAN_ENABLE_BPOOL_DEPLETION 0xF00000F0
60 #define HASH_CTRL_MCAST_EN 0x00000100
61 #define GROUP_ADDRESS 0x0000010000000000LL
62 #define HASH_CTRL_ADDR_MASK 0x0000003F
64 /* Pre definitions of FMAN interface and Bpool structures */
67 /* Lists of fman interfaces and bpools */
68 TAILQ_HEAD(rte_fman_if_list, __fman_if);
70 /* Represents the different flavour of network interface */
79 uint32_t mac_addr_l; /**< Lower 32 bits of 48-bit MAC address */
80 uint32_t mac_addr_u; /**< Upper 16 bits of 48-bit MAC address */
84 /* General Control and Status */
86 uint32_t command_config; /**< 0x008 Ctrl and cfg */
87 struct mac_addr mac_addr0; /**< 0x00C-0x010 MAC_ADDR_0...1 */
88 uint32_t maxfrm; /**< 0x014 Max frame length */
90 uint32_t hashtable_ctrl; /**< 0x02C Hash table control */
92 uint32_t ievent; /**< 0x040 Interrupt event */
93 uint32_t tx_ipg_length;
94 /**< 0x044 Transmitter inter-packet-gap */
96 uint32_t imask; /**< 0x04C Interrupt mask */
98 uint32_t pause_quanta[4]; /**< 0x054 Pause quanta */
99 uint32_t pause_thresh[4]; /**< 0x064 Pause quanta threshold */
100 uint32_t rx_pause_status; /**< 0x074 Receive pause status */
102 struct mac_addr mac_addr[MEMAC_NUM_OF_PADDRS];
103 /**< 0x80-0x0B4 mac padr */
104 uint32_t lpwake_timer;
105 /**< 0x0B8 Low Power Wakeup Timer */
106 uint32_t sleep_timer;
107 /**< 0x0BC Transmit EEE Low Power Timer */
109 uint32_t statn_config;
110 /**< 0x0E0 Statistics configuration */
112 /* Rx Statistics Counter */
113 uint32_t reoct_l; /**<Rx Eth Octets Counter */
115 uint32_t roct_l; /**<Rx Octet Counters */
117 uint32_t raln_l; /**<Rx Alignment Error Counter */
119 uint32_t rxpf_l; /**<Rx valid Pause Frame */
121 uint32_t rfrm_l; /**<Rx Frame counter */
123 uint32_t rfcs_l; /**<Rx frame check seq error */
125 uint32_t rvlan_l; /**<Rx Vlan Frame Counter */
127 uint32_t rerr_l; /**<Rx Frame error */
129 uint32_t ruca_l; /**<Rx Unicast */
131 uint32_t rmca_l; /**<Rx Multicast */
133 uint32_t rbca_l; /**<Rx Broadcast */
135 uint32_t rdrp_l; /**<Rx Dropper Packet */
137 uint32_t rpkt_l; /**<Rx packet */
139 uint32_t rund_l; /**<Rx undersized packets */
141 uint32_t r64_l; /**<Rx 64 byte */
155 uint32_t rovr_l; /**<Rx oversized but good */
157 uint32_t rjbr_l; /**<Rx oversized with bad csum */
159 uint32_t rfrg_l; /**<Rx fragment Packet */
161 uint32_t rcnp_l; /**<Rx control packets (0x8808 */
163 uint32_t rdrntp_l; /**<Rx dropped due to FIFO overflow */
165 uint32_t res01d0[12];
166 /* Tx Statistics Counter */
167 uint32_t teoct_l; /**<Tx eth octets */
169 uint32_t toct_l; /**<Tx Octets */
172 uint32_t txpf_l; /**<Tx valid pause frame */
174 uint32_t tfrm_l; /**<Tx frame counter */
176 uint32_t tfcs_l; /**<Tx FCS error */
178 uint32_t tvlan_l; /**<Tx Vlan Frame */
180 uint32_t terr_l; /**<Tx frame error */
182 uint32_t tuca_l; /**<Tx Unicast */
184 uint32_t tmca_l; /**<Tx Multicast */
186 uint32_t tbca_l; /**<Tx Broadcast */
189 uint32_t tpkt_l; /**<Tx Packet */
191 uint32_t tund_l; /**<Tx Undersized */
208 uint32_t tcnp_l; /**<Tx Control Packet type - 0x8808 */
210 uint32_t res02c8[14];
211 /* Line Interface Control */
212 uint32_t if_mode; /**< 0x300 Interface Mode Control */
213 uint32_t if_status; /**< 0x304 Interface Status */
214 uint32_t res0308[14];
216 uint32_t hg_config; /**< 0x340 Control and cfg */
218 uint32_t hg_pause_quanta; /**< 0x350 Pause quanta */
220 uint32_t hg_pause_thresh; /**< 0x360 Pause quanta threshold */
222 uint32_t hgrx_pause_status; /**< 0x370 Receive pause status */
223 uint32_t hg_fifos_status; /**< 0x374 fifos status */
224 uint32_t rhm; /**< 0x378 rx messages counter */
225 uint32_t thm; /**< 0x37C tx messages counter */
229 uint32_t fmbm_rcfg; /**< Rx Configuration */
230 uint32_t fmbm_rst; /**< Rx Status */
231 uint32_t fmbm_rda; /**< Rx DMA attributes*/
232 uint32_t fmbm_rfp; /**< Rx FIFO Parameters*/
233 uint32_t fmbm_rfed; /**< Rx Frame End Data*/
234 uint32_t fmbm_ricp; /**< Rx Internal Context Parameters*/
235 uint32_t fmbm_rim; /**< Rx Internal Buffer Margins*/
236 uint32_t fmbm_rebm; /**< Rx External Buffer Margins*/
237 uint32_t fmbm_rfne; /**< Rx Frame Next Engine*/
238 uint32_t fmbm_rfca; /**< Rx Frame Command Attributes.*/
239 uint32_t fmbm_rfpne; /**< Rx Frame Parser Next Engine*/
240 uint32_t fmbm_rpso; /**< Rx Parse Start Offset*/
241 uint32_t fmbm_rpp; /**< Rx Policer Profile */
242 uint32_t fmbm_rccb; /**< Rx Coarse Classification Base */
243 uint32_t fmbm_reth; /**< Rx Excessive Threshold */
244 uint32_t reserved003c[1]; /**< (0x03C 0x03F) */
245 uint32_t fmbm_rprai[FMAN_PORT_PRS_RESULT_WORDS_NUM];
246 /**< Rx Parse Results Array Init*/
247 uint32_t fmbm_rfqid; /**< Rx Frame Queue ID*/
248 uint32_t fmbm_refqid; /**< Rx Error Frame Queue ID*/
249 uint32_t fmbm_rfsdm; /**< Rx Frame Status Discard Mask*/
250 uint32_t fmbm_rfsem; /**< Rx Frame Status Error Mask*/
251 uint32_t fmbm_rfene; /**< Rx Frame Enqueue Next Engine */
252 uint32_t reserved0074[0x2]; /**< (0x074-0x07C) */
254 /**< Rx Frame Continuous Mode Next Engine */
255 uint32_t reserved0080[0x20];/**< (0x080 0x0FF) */
256 uint32_t fmbm_ebmpi[FMAN_PORT_MAX_EXT_POOLS_NUM];
257 /**< Buffer Manager pool Information-*/
258 uint32_t fmbm_acnt[FMAN_PORT_MAX_EXT_POOLS_NUM];
259 /**< Allocate Counter-*/
260 uint32_t reserved0130[8];
261 /**< 0x130/0x140 - 0x15F reserved -*/
262 uint32_t fmbm_rcgm[FMAN_PORT_CG_MAP_NUM];
263 /**< Congestion Group Map*/
264 uint32_t fmbm_mpd; /**< BM Pool Depletion */
265 uint32_t reserved0184[0x1F]; /**< (0x184 0x1FF) */
266 uint32_t fmbm_rstc; /**< Rx Statistics Counters*/
267 uint32_t fmbm_rfrc; /**< Rx Frame Counter*/
268 uint32_t fmbm_rfbc; /**< Rx Bad Frames Counter*/
269 uint32_t fmbm_rlfc; /**< Rx Large Frames Counter*/
270 uint32_t fmbm_rffc; /**< Rx Filter Frames Counter*/
271 uint32_t fmbm_rfdc; /**< Rx Frame Discard Counter*/
272 uint32_t fmbm_rfldec; /**< Rx Frames List DMA Error Counter*/
273 uint32_t fmbm_rodc; /**< Rx Out of Buffers Discard nntr*/
274 uint32_t fmbm_rbdc; /**< Rx Buffers Deallocate Counter*/
275 uint32_t reserved0224[0x17]; /**< (0x224 0x27F) */
276 uint32_t fmbm_rpc; /**< Rx Performance Counters*/
277 uint32_t fmbm_rpcp; /**< Rx Performance Count Parameters*/
278 uint32_t fmbm_rccn; /**< Rx Cycle Counter*/
279 uint32_t fmbm_rtuc; /**< Rx Tasks Utilization Counter*/
281 /**< Rx Receive Queue Utilization cntr*/
282 uint32_t fmbm_rduc; /**< Rx DMA Utilization Counter*/
283 uint32_t fmbm_rfuc; /**< Rx FIFO Utilization Counter*/
284 uint32_t fmbm_rpac; /**< Rx Pause Activation Counter*/
285 uint32_t reserved02a0[0x18]; /**< (0x2A0 0x2FF) */
286 uint32_t fmbm_rdbg; /**< Rx Debug-*/
289 struct fman_port_qmi_regs {
290 uint32_t fmqm_pnc; /**< PortID n Configuration Register */
291 uint32_t fmqm_pns; /**< PortID n Status Register */
292 uint32_t fmqm_pnts; /**< PortID n Task Status Register */
293 uint32_t reserved00c[4]; /**< 0xn00C - 0xn01B */
294 uint32_t fmqm_pnen; /**< PortID n Enqueue NIA Register */
295 uint32_t fmqm_pnetfc; /**< PortID n Enq Total Frame Counter */
296 uint32_t reserved024[2]; /**< 0xn024 - 0x02B */
297 uint32_t fmqm_pndn; /**< PortID n Dequeue NIA Register */
298 uint32_t fmqm_pndc; /**< PortID n Dequeue Config Register */
299 uint32_t fmqm_pndtfc; /**< PortID n Dequeue tot Frame cntr */
300 uint32_t fmqm_pndfdc; /**< PortID n Dequeue FQID Dflt Cntr */
301 uint32_t fmqm_pndcc; /**< PortID n Dequeue Confirm Counter */
304 /* This struct exports parameters about an Fman network interface, determined
305 * from the device-tree.
308 /* Which Fman this interface belongs to */
310 /* The type/speed of the interface */
311 enum fman_mac_type mac_type;
312 /* Boolean, set when mac type is memac */
314 /* Boolean, set when PHY is RGMII */
316 /* The index of this MAC (within the Fman it belongs to) */
318 /* The MAC address */
319 struct rte_ether_addr mac_addr;
320 /* The Qman channel to schedule Tx FQs to */
322 /* The hard-coded FQIDs for this interface. Note: this doesn't cover
323 * the PCD nor the "Rx default" FQIDs, which are configured via FMC
324 * and its XML-based configuration.
326 uint32_t fqid_rx_def;
327 uint32_t fqid_rx_err;
328 uint32_t fqid_tx_err;
329 uint32_t fqid_tx_confirm;
331 struct list_head bpool_list;
332 /* The node for linking this interface into "fman_if_list" */
333 struct list_head node;
336 /* This struct exposes parameters for buffer pools, extracted from the network
337 * interface settings in the device tree.
339 struct fman_if_bpool {
344 /* The node for linking this bpool into fman_if::bpool_list */
345 struct list_head node;
348 /* Internal Context transfer params - FMBM_RICP*/
349 struct fman_if_ic_params {
350 /*IC offset in the packet buffer */
352 /*IC internal offset */
358 /* The exported "struct fman_if" type contains the subset of fields we want
359 * exposed. This struct is embedded in a larger "struct __fman_if" which
360 * contains the extra bits we *don't* want exposed.
364 char node_path[PATH_MAX];
369 struct list_head node;
372 /* And this is the base list node that the interfaces are added to. (See
373 * fman_if_enable_all_rx() below for an example of its use.)
375 extern const struct list_head *fman_if_list;
377 extern int fman_ccsr_map_fd;
379 /* To iterate the "bpool_list" for an interface. Eg;
380 * struct fman_if *p = get_ptr_to_some_interface();
381 * struct fman_if_bpool *bp;
382 * printf("Interface uses following BPIDs;\n");
383 * fman_if_for_each_bpool(bp, p) {
384 * printf(" %d\n", bp->bpid);
388 #define fman_if_for_each_bpool(bp, __if) \
389 list_for_each_entry(bp, &(__if)->bpool_list, node)
391 #define FMAN_ERR(rc, fmt, args...) \
394 DPAA_BUS_LOG(ERR, fmt "(%d)", ##args, errno); \
397 #define FMAN_IP_REV_1 0xC30C4
398 #define FMAN_IP_REV_1_MAJOR_MASK 0x0000FF00
399 #define FMAN_IP_REV_1_MAJOR_SHIFT 8
401 #define FMAN_V3_CONTEXTA_EN_A2V 0x10000000
402 #define FMAN_V3_CONTEXTA_EN_OVOM 0x02000000
403 #define FMAN_V3_CONTEXTA_EN_EBD 0x80000000
404 #define FMAN_CONTEXTA_DIS_CHECKSUM 0x7ull
405 #define FMAN_CONTEXTA_SET_OPCODE11 0x2000000b00000000
406 extern u16 fman_ip_rev;
407 extern u32 fman_dealloc_bufs_mask_hi;
408 extern u32 fman_dealloc_bufs_mask_lo;
411 * Initialize the FMAN driver
415 * 0 for success; error OTHERWISE
420 * Teardown the FMAN driver
425 void fman_finish(void);
427 #endif /* __FMAN_H */