4 * Copyright(c) 2016-2017 Intel Corporation. All rights reserved.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
16 * * Neither the name of Intel Corporation nor the names of its
17 * contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 #include <rte_eventdev.h>
37 #include <rte_eventdev_pmd.h>
38 #include <rte_atomic.h>
40 #define SW_DEFAULT_CREDIT_QUANTA 32
41 #define SW_DEFAULT_SCHED_QUANTA 128
42 #define SW_QID_NUM_FIDS 16384
44 #define SW_Q_PRIORITY_MAX 255
45 #define SW_PORTS_MAX 64
46 #define MAX_SW_CONS_Q_DEPTH 128
47 #define SW_INFLIGHT_EVENTS_TOTAL 4096
48 /* allow for lots of over-provisioning */
49 #define MAX_SW_PROD_Q_DEPTH 4096
50 #define SW_FRAGMENTS_MAX 16
52 /* report dequeue burst sizes in buckets */
53 #define SW_DEQ_STAT_BUCKET_SHIFT 2
54 /* how many packets pulled from port by sched */
55 #define SCHED_DEQUEUE_BURST_SIZE 32
57 #define SW_PORT_HIST_LIST (MAX_SW_PROD_Q_DEPTH) /* size of our history list */
59 #define EVENTDEV_NAME_SW_PMD event_sw
60 #define SW_PMD_NAME RTE_STR(event_sw)
62 #define SW_SCHED_TYPE_DIRECT (RTE_SCHED_TYPE_PARALLEL + 1)
64 #ifdef RTE_LIBRTE_PMD_EVDEV_SW_DEBUG
65 #define SW_LOG_INFO(fmt, args...) \
66 RTE_LOG(INFO, EVENTDEV, "[%s] %s() line %u: " fmt "\n", \
68 __func__, __LINE__, ## args)
70 #define SW_LOG_DBG(fmt, args...) \
71 RTE_LOG(DEBUG, EVENTDEV, "[%s] %s() line %u: " fmt "\n", \
73 __func__, __LINE__, ## args)
75 #define SW_LOG_INFO(fmt, args...)
76 #define SW_LOG_DBG(fmt, args...)
79 #define SW_LOG_ERR(fmt, args...) \
80 RTE_LOG(ERR, EVENTDEV, "[%s] %s() line %u: " fmt "\n", \
82 __func__, __LINE__, ## args)
84 /* Records basic event stats at a given point. Used in port and qid structs */
85 struct sw_point_stats {
91 /* structure used to track what port a flow (FID) is pinned to */
93 /* which CQ this FID is currently pinned to */
95 /* number of packets gone to the CQ with this FID */
99 struct reorder_buffer_entry {
100 uint16_t num_fragments; /**< Number of packet fragments */
101 uint16_t fragment_index; /**< Points to the oldest valid frag */
102 uint8_t ready; /**< Entry is ready to be reordered */
103 struct rte_event fragments[SW_FRAGMENTS_MAX];
107 /* set when the QID has been initialized */
109 /* The type of this QID */
111 /* Integer ID representing the queue. This is used in history lists,
112 * to identify the stage of processing.
115 struct sw_point_stats stats;
117 /* Internal priority rings for packets */
118 struct iq_ring *iq[SW_IQS_MAX];
119 uint32_t iq_pkt_mask; /* A mask to indicate packets in an IQ */
120 uint64_t iq_pkt_count[SW_IQS_MAX];
122 /* Information on what CQs are polling this IQ */
123 uint32_t cq_num_mapped_cqs;
124 uint32_t cq_next_tx; /* cq to write next (non-atomic) packet */
125 uint32_t cq_map[SW_PORTS_MAX];
127 /* Track flow ids for atomic load balancing */
128 struct sw_fid_t fids[SW_QID_NUM_FIDS];
130 /* Track packet order for reordering when needed */
131 struct reorder_buffer_entry *reorder_buffer; /*< pkts await reorder */
132 struct rte_ring *reorder_buffer_freelist; /* available reorder slots */
133 uint32_t reorder_buffer_index; /* oldest valid reorder buffer entry */
134 uint32_t window_size; /* Used to wrap reorder_buffer_index */
139 struct sw_hist_list_entry {
142 struct reorder_buffer_entry *rob_entry;
148 /* new enqueue / dequeue API doesn't have an instance pointer, only the
149 * pointer to the port being enqueue/dequeued from
153 /* set when the port is initialized */
155 /* A numeric ID for the port */
158 int16_t is_directed; /** Takes from a single directed QID */
160 * For loadbalanced we can optimise pulling packets from
161 * producers if there is no reordering involved
163 int16_t num_ordered_qids;
165 /** Ring and buffer for pulling events from workers for scheduling */
166 struct qe_ring *rx_worker_ring __rte_cache_aligned;
167 /** Ring and buffer for pushing packets to workers after scheduling */
168 struct qe_ring *cq_worker_ring;
172 /* num releases yet to be completed on this port */
173 uint16_t outstanding_releases __rte_cache_aligned;
174 uint16_t inflight_max; /* app requested max inflights for this port */
175 uint16_t inflight_credits; /* num credits this port has right now */
177 uint16_t last_dequeue_burst_sz; /* how big the burst was */
178 uint64_t last_dequeue_ticks; /* used to track burst processing time */
179 uint64_t avg_pkt_ticks; /* tracks average over NUM_SAMPLES burst */
180 uint64_t total_polls; /* how many polls were counted in stats */
181 uint64_t zero_polls; /* tracks polls returning nothing */
182 uint32_t poll_buckets[MAX_SW_CONS_Q_DEPTH >> SW_DEQ_STAT_BUCKET_SHIFT];
183 /* bucket values in 4s for shorter reporting */
185 /* History list structs, containing info on pkts egressed to worker */
186 uint16_t hist_head __rte_cache_aligned;
189 struct sw_hist_list_entry hist_list[SW_PORT_HIST_LIST];
191 /* track packets in and out of this port */
192 struct sw_point_stats stats;
195 uint32_t pp_buf_start;
196 uint32_t pp_buf_count;
197 uint16_t cq_buf_count;
198 struct rte_event pp_buf[SCHED_DEQUEUE_BURST_SIZE];
199 struct rte_event cq_buf[MAX_SW_CONS_Q_DEPTH];
201 uint8_t num_qids_mapped;
205 struct rte_eventdev_data *data;
210 /* Contains all ports - load balanced and directed */
211 struct sw_port ports[SW_PORTS_MAX] __rte_cache_aligned;
213 rte_atomic32_t inflights __rte_cache_aligned;
216 * max events in this instance. Cached here for performance.
217 * (also available in data->conf.nb_events_limit)
219 uint32_t nb_events_limit;
221 /* Internal queues - one per logical queue */
222 struct sw_qid qids[RTE_EVENT_MAX_QUEUES_PER_DEV] __rte_cache_aligned;
224 /* Cache how many packets are in each cq */
225 uint16_t cq_ring_space[SW_PORTS_MAX] __rte_cache_aligned;
227 int32_t sched_quanta;
229 uint32_t credit_update_quanta;
232 static inline struct sw_evdev *
233 sw_pmd_priv(const struct rte_eventdev *eventdev)
235 return eventdev->data->dev_private;
238 static inline const struct sw_evdev *
239 sw_pmd_priv_const(const struct rte_eventdev *eventdev)
241 return eventdev->data->dev_private;
244 #endif /* _SW_EVDEV_H_ */