drivers/net/i40e/i40e_ethdev_vf.c

   1 /* SPDX-License-Identifier: BSD-3-Clause
   2  * Copyright(c) 2010-2016 Intel Corporation
   3  */
   4
   5 #include <sys/queue.h>
   6 #include <stdio.h>
   7 #include <errno.h>
   8 #include <stdint.h>
   9 #include <string.h>
  10 #include <unistd.h>
  11 #include <stdarg.h>
  12 #include <inttypes.h>
  13 #include <rte_byteorder.h>
  14 #include <rte_common.h>
  15 #include <rte_cycles.h>
  16
  17 #include <rte_interrupts.h>
  18 #include <rte_log.h>
  19 #include <rte_debug.h>
  20 #include <rte_pci.h>
  21 #include <rte_bus_pci.h>
  22 #include <rte_atomic.h>
  23 #include <rte_branch_prediction.h>
  24 #include <rte_memory.h>
  25 #include <rte_eal.h>
  26 #include <rte_alarm.h>
  27 #include <rte_ether.h>
  28 #include <rte_ethdev_driver.h>
  29 #include <rte_ethdev_pci.h>
  30 #include <rte_malloc.h>
  31 #include <rte_dev.h>
  32
  33 #include "i40e_logs.h"
  34 #include "base/i40e_prototype.h"
  35 #include "base/i40e_adminq_cmd.h"
  36 #include "base/i40e_type.h"
  37
  38 #include "i40e_rxtx.h"
  39 #include "i40e_ethdev.h"
  40 #include "i40e_pf.h"
  41
  42 /* busy wait delay in msec */
  43 #define I40EVF_BUSY_WAIT_DELAY 10
  44 #define I40EVF_BUSY_WAIT_COUNT 50
  45 #define MAX_RESET_WAIT_CNT     20
  46
  47 #define I40EVF_ALARM_INTERVAL 50000 /* us */
  48
  49 struct i40evf_arq_msg_info {
  50         enum virtchnl_ops ops;
  51         enum i40e_status_code result;
  52         uint16_t buf_len;
  53         uint16_t msg_len;
  54         uint8_t *msg;
  55 };
  56
  57 struct vf_cmd_info {
  58         enum virtchnl_ops ops;
  59         uint8_t *in_args;
  60         uint32_t in_args_size;
  61         uint8_t *out_buffer;
  62         /* Input & output type. pass in buffer size and pass out
  63          * actual return result
  64          */
  65         uint32_t out_size;
  66 };
  67
  68 enum i40evf_aq_result {
  69         I40EVF_MSG_ERR = -1, /* Meet error when accessing admin queue */
  70         I40EVF_MSG_NON,      /* Read nothing from admin queue */
  71         I40EVF_MSG_SYS,      /* Read system msg from admin queue */
  72         I40EVF_MSG_CMD,      /* Read async command result */
  73 };
  74
  75 static int i40evf_dev_configure(struct rte_eth_dev *dev);
  76 static int i40evf_dev_start(struct rte_eth_dev *dev);
  77 static int i40evf_dev_stop(struct rte_eth_dev *dev);
  78 static int i40evf_dev_info_get(struct rte_eth_dev *dev,
  79                                struct rte_eth_dev_info *dev_info);
  80 static int i40evf_dev_link_update(struct rte_eth_dev *dev,
  81                                   int wait_to_complete);
  82 static int i40evf_dev_stats_get(struct rte_eth_dev *dev,
  83                                 struct rte_eth_stats *stats);
  84 static int i40evf_dev_xstats_get(struct rte_eth_dev *dev,
  85                                  struct rte_eth_xstat *xstats, unsigned n);
  86 static int i40evf_dev_xstats_get_names(struct rte_eth_dev *dev,
  87                                        struct rte_eth_xstat_name *xstats_names,
  88                                        unsigned limit);
  89 static int i40evf_dev_xstats_reset(struct rte_eth_dev *dev);
  90 static int i40evf_vlan_filter_set(struct rte_eth_dev *dev,
  91                                   uint16_t vlan_id, int on);
  92 static int i40evf_vlan_offload_set(struct rte_eth_dev *dev, int mask);
  93 static int i40evf_dev_close(struct rte_eth_dev *dev);
  94 static int i40evf_dev_reset(struct rte_eth_dev *dev);
  95 static int i40evf_check_vf_reset_done(struct rte_eth_dev *dev);
  96 static int i40evf_dev_promiscuous_enable(struct rte_eth_dev *dev);
  97 static int i40evf_dev_promiscuous_disable(struct rte_eth_dev *dev);
  98 static int i40evf_dev_allmulticast_enable(struct rte_eth_dev *dev);
  99 static int i40evf_dev_allmulticast_disable(struct rte_eth_dev *dev);
 100 static int i40evf_init_vlan(struct rte_eth_dev *dev);
 101 static int i40evf_dev_rx_queue_start(struct rte_eth_dev *dev,
 102                                      uint16_t rx_queue_id);
 103 static int i40evf_dev_rx_queue_stop(struct rte_eth_dev *dev,
 104                                     uint16_t rx_queue_id);
 105 static int i40evf_dev_tx_queue_start(struct rte_eth_dev *dev,
 106                                      uint16_t tx_queue_id);
 107 static int i40evf_dev_tx_queue_stop(struct rte_eth_dev *dev,
 108                                     uint16_t tx_queue_id);
 109 static int i40evf_add_mac_addr(struct rte_eth_dev *dev,
 110                                struct rte_ether_addr *addr,
 111                                uint32_t index,
 112                                uint32_t pool);
 113 static void i40evf_del_mac_addr(struct rte_eth_dev *dev, uint32_t index);
 114 static int i40evf_dev_rss_reta_update(struct rte_eth_dev *dev,
 115                         struct rte_eth_rss_reta_entry64 *reta_conf,
 116                         uint16_t reta_size);
 117 static int i40evf_dev_rss_reta_query(struct rte_eth_dev *dev,
 118                         struct rte_eth_rss_reta_entry64 *reta_conf,
 119                         uint16_t reta_size);
 120 static int i40evf_config_rss(struct i40e_vf *vf);
 121 static int i40evf_dev_rss_hash_update(struct rte_eth_dev *dev,
 122                                       struct rte_eth_rss_conf *rss_conf);
 123 static int i40evf_dev_rss_hash_conf_get(struct rte_eth_dev *dev,
 124                                         struct rte_eth_rss_conf *rss_conf);
 125 static int i40evf_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu);
 126 static int i40evf_set_default_mac_addr(struct rte_eth_dev *dev,
 127                                         struct rte_ether_addr *mac_addr);
 128 static int
 129 i40evf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id);
 130 static int
 131 i40evf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id);
 132 static void i40evf_handle_pf_event(struct rte_eth_dev *dev,
 133                                    uint8_t *msg,
 134                                    uint16_t msglen);
 135
 136 static int
 137 i40evf_add_del_mc_addr_list(struct rte_eth_dev *dev,
 138                         struct rte_ether_addr *mc_addr_set,
 139                         uint32_t nb_mc_addr, bool add);
 140 static int
 141 i40evf_set_mc_addr_list(struct rte_eth_dev *dev,
 142                         struct rte_ether_addr *mc_addr_set,
 143                         uint32_t nb_mc_addr);
 144 static void
 145 i40evf_dev_alarm_handler(void *param);
 146
 147 /* Default hash key buffer for RSS */
 148 static uint32_t rss_key_default[I40E_VFQF_HKEY_MAX_INDEX + 1];
 149
 150 struct rte_i40evf_xstats_name_off {
 151         char name[RTE_ETH_XSTATS_NAME_SIZE];
 152         unsigned offset;
 153 };
 154
 155 static const struct rte_i40evf_xstats_name_off rte_i40evf_stats_strings[] = {
 156         {"rx_bytes", offsetof(struct i40e_eth_stats, rx_bytes)},
 157         {"rx_unicast_packets", offsetof(struct i40e_eth_stats, rx_unicast)},
 158         {"rx_multicast_packets", offsetof(struct i40e_eth_stats, rx_multicast)},
 159         {"rx_broadcast_packets", offsetof(struct i40e_eth_stats, rx_broadcast)},
 160         {"rx_dropped_packets", offsetof(struct i40e_eth_stats, rx_discards)},
 161         {"rx_unknown_protocol_packets", offsetof(struct i40e_eth_stats,
 162                 rx_unknown_protocol)},
 163         {"tx_bytes", offsetof(struct i40e_eth_stats, tx_bytes)},
 164         {"tx_unicast_packets", offsetof(struct i40e_eth_stats, tx_unicast)},
 165         {"tx_multicast_packets", offsetof(struct i40e_eth_stats, tx_multicast)},
 166         {"tx_broadcast_packets", offsetof(struct i40e_eth_stats, tx_broadcast)},
 167         {"tx_dropped_packets", offsetof(struct i40e_eth_stats, tx_discards)},
 168         {"tx_error_packets", offsetof(struct i40e_eth_stats, tx_errors)},
 169 };
 170
 171 #define I40EVF_NB_XSTATS (sizeof(rte_i40evf_stats_strings) / \
 172                 sizeof(rte_i40evf_stats_strings[0]))
 173
 174 static const struct eth_dev_ops i40evf_eth_dev_ops = {
 175         .dev_configure        = i40evf_dev_configure,
 176         .dev_start            = i40evf_dev_start,
 177         .dev_stop             = i40evf_dev_stop,
 178         .promiscuous_enable   = i40evf_dev_promiscuous_enable,
 179         .promiscuous_disable  = i40evf_dev_promiscuous_disable,
 180         .allmulticast_enable  = i40evf_dev_allmulticast_enable,
 181         .allmulticast_disable = i40evf_dev_allmulticast_disable,
 182         .link_update          = i40evf_dev_link_update,
 183         .stats_get            = i40evf_dev_stats_get,
 184         .stats_reset          = i40evf_dev_xstats_reset,
 185         .xstats_get           = i40evf_dev_xstats_get,
 186         .xstats_get_names     = i40evf_dev_xstats_get_names,
 187         .xstats_reset         = i40evf_dev_xstats_reset,
 188         .dev_close            = i40evf_dev_close,
 189         .dev_reset            = i40evf_dev_reset,
 190         .dev_infos_get        = i40evf_dev_info_get,
 191         .dev_supported_ptypes_get = i40e_dev_supported_ptypes_get,
 192         .vlan_filter_set      = i40evf_vlan_filter_set,
 193         .vlan_offload_set     = i40evf_vlan_offload_set,
 194         .rx_queue_start       = i40evf_dev_rx_queue_start,
 195         .rx_queue_stop        = i40evf_dev_rx_queue_stop,
 196         .tx_queue_start       = i40evf_dev_tx_queue_start,
 197         .tx_queue_stop        = i40evf_dev_tx_queue_stop,
 198         .rx_queue_setup       = i40e_dev_rx_queue_setup,
 199         .rx_queue_release     = i40e_dev_rx_queue_release,
 200         .rx_queue_intr_enable = i40evf_dev_rx_queue_intr_enable,
 201         .rx_queue_intr_disable = i40evf_dev_rx_queue_intr_disable,
 202         .tx_queue_setup       = i40e_dev_tx_queue_setup,
 203         .tx_queue_release     = i40e_dev_tx_queue_release,
 204         .rxq_info_get         = i40e_rxq_info_get,
 205         .txq_info_get         = i40e_txq_info_get,
 206         .mac_addr_add         = i40evf_add_mac_addr,
 207         .mac_addr_remove      = i40evf_del_mac_addr,
 208         .set_mc_addr_list     = i40evf_set_mc_addr_list,
 209         .reta_update          = i40evf_dev_rss_reta_update,
 210         .reta_query           = i40evf_dev_rss_reta_query,
 211         .rss_hash_update      = i40evf_dev_rss_hash_update,
 212         .rss_hash_conf_get    = i40evf_dev_rss_hash_conf_get,
 213         .mtu_set              = i40evf_dev_mtu_set,
 214         .mac_addr_set         = i40evf_set_default_mac_addr,
 215         .tx_done_cleanup      = i40e_tx_done_cleanup,
 216 };
 217
 218 /*
 219  * Read data in admin queue to get msg from pf driver
 220  */
 221 static enum i40evf_aq_result
 222 i40evf_read_pfmsg(struct rte_eth_dev *dev, struct i40evf_arq_msg_info *data)
 223 {
 224         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 225         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 226         struct i40e_arq_event_info event;
 227         enum virtchnl_ops opcode;
 228         enum i40e_status_code retval;
 229         int ret;
 230         enum i40evf_aq_result result = I40EVF_MSG_NON;
 231
 232         event.buf_len = data->buf_len;
 233         event.msg_buf = data->msg;
 234         ret = i40e_clean_arq_element(hw, &event, NULL);
 235         /* Can't read any msg from adminQ */
 236         if (ret) {
 237                 if (ret != I40E_ERR_ADMIN_QUEUE_NO_WORK)
 238                         result = I40EVF_MSG_ERR;
 239                 return result;
 240         }
 241
 242         opcode = (enum virtchnl_ops)rte_le_to_cpu_32(event.desc.cookie_high);
 243         retval = (enum i40e_status_code)rte_le_to_cpu_32(event.desc.cookie_low);
 244         /* pf sys event */
 245         if (opcode == VIRTCHNL_OP_EVENT) {
 246                 struct virtchnl_pf_event *vpe =
 247                         (struct virtchnl_pf_event *)event.msg_buf;
 248
 249                 result = I40EVF_MSG_SYS;
 250                 switch (vpe->event) {
 251                 case VIRTCHNL_EVENT_LINK_CHANGE:
 252                         vf->link_up =
 253                                 vpe->event_data.link_event.link_status;
 254                         vf->link_speed =
 255                                 vpe->event_data.link_event.link_speed;
 256                         vf->pend_msg |= PFMSG_LINK_CHANGE;
 257                         PMD_DRV_LOG(INFO, "Link status update:%s",
 258                                     vf->link_up ? "up" : "down");
 259                         break;
 260                 case VIRTCHNL_EVENT_RESET_IMPENDING:
 261                         vf->vf_reset = true;
 262                         vf->pend_msg |= PFMSG_RESET_IMPENDING;
 263                         PMD_DRV_LOG(INFO, "vf is reseting");
 264                         break;
 265                 case VIRTCHNL_EVENT_PF_DRIVER_CLOSE:
 266                         vf->dev_closed = true;
 267                         vf->pend_msg |= PFMSG_DRIVER_CLOSE;
 268                         PMD_DRV_LOG(INFO, "PF driver closed");
 269                         break;
 270                 default:
 271                         PMD_DRV_LOG(ERR, "%s: Unknown event %d from pf",
 272                                     __func__, vpe->event);
 273                 }
 274         } else {
 275                 /* async reply msg on command issued by vf previously */
 276                 result = I40EVF_MSG_CMD;
 277                 /* Actual data length read from PF */
 278                 data->msg_len = event.msg_len;
 279         }
 280
 281         data->result = retval;
 282         data->ops = opcode;
 283
 284         return result;
 285 }
 286
 287 /**
 288  * clear current command. Only call in case execute
 289  * _atomic_set_cmd successfully.
 290  */
 291 static inline void
 292 _clear_cmd(struct i40e_vf *vf)
 293 {
 294         rte_wmb();
 295         vf->pend_cmd = VIRTCHNL_OP_UNKNOWN;
 296 }
 297
 298 /*
 299  * Check there is pending cmd in execution. If none, set new command.
 300  */
 301 static inline int
 302 _atomic_set_cmd(struct i40e_vf *vf, enum virtchnl_ops ops)
 303 {
 304         int ret = rte_atomic32_cmpset(&vf->pend_cmd,
 305                         VIRTCHNL_OP_UNKNOWN, ops);
 306
 307         if (!ret)
 308                 PMD_DRV_LOG(ERR, "There is incomplete cmd %d", vf->pend_cmd);
 309
 310         return !ret;
 311 }
 312
 313 #define MAX_TRY_TIMES 200
 314 #define ASQ_DELAY_MS  10
 315
 316 static int
 317 i40evf_execute_vf_cmd(struct rte_eth_dev *dev, struct vf_cmd_info *args)
 318 {
 319         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 320         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 321         struct i40evf_arq_msg_info info;
 322         enum i40evf_aq_result ret;
 323         int err, i = 0;
 324
 325         if (_atomic_set_cmd(vf, args->ops))
 326                 return -1;
 327
 328         info.msg = args->out_buffer;
 329         info.buf_len = args->out_size;
 330         info.ops = VIRTCHNL_OP_UNKNOWN;
 331         info.result = I40E_SUCCESS;
 332
 333         err = i40e_aq_send_msg_to_pf(hw, args->ops, I40E_SUCCESS,
 334                      args->in_args, args->in_args_size, NULL);
 335         if (err) {
 336                 PMD_DRV_LOG(ERR, "fail to send cmd %d", args->ops);
 337                 _clear_cmd(vf);
 338                 return err;
 339         }
 340
 341         switch (args->ops) {
 342         case VIRTCHNL_OP_RESET_VF:
 343                 /*no need to process in this function */
 344                 err = 0;
 345                 break;
 346         case VIRTCHNL_OP_VERSION:
 347         case VIRTCHNL_OP_GET_VF_RESOURCES:
 348                 /* for init adminq commands, need to poll the response */
 349                 err = -1;
 350                 do {
 351                         ret = i40evf_read_pfmsg(dev, &info);
 352                         vf->cmd_retval = info.result;
 353                         if (ret == I40EVF_MSG_CMD) {
 354                                 err = 0;
 355                                 break;
 356                         } else if (ret == I40EVF_MSG_ERR)
 357                                 break;
 358                         rte_delay_ms(ASQ_DELAY_MS);
 359                         /* If don't read msg or read sys event, continue */
 360                 } while (i++ < MAX_TRY_TIMES);
 361                 _clear_cmd(vf);
 362                 break;
 363         case VIRTCHNL_OP_REQUEST_QUEUES:
 364                 /**
 365                  * ignore async reply, only wait for system message,
 366                  * vf_reset = true if get VIRTCHNL_EVENT_RESET_IMPENDING,
 367                  * if not, means request queues failed.
 368                  */
 369                 err = -1;
 370                 do {
 371                         ret = i40evf_read_pfmsg(dev, &info);
 372                         vf->cmd_retval = info.result;
 373                         if (ret == I40EVF_MSG_SYS && vf->vf_reset) {
 374                                 err = 0;
 375                                 break;
 376                         } else if (ret == I40EVF_MSG_ERR ||
 377                                            ret == I40EVF_MSG_CMD) {
 378                                 break;
 379                         }
 380                         rte_delay_ms(ASQ_DELAY_MS);
 381                         /* If don't read msg or read sys event, continue */
 382                 } while (i++ < MAX_TRY_TIMES);
 383                 _clear_cmd(vf);
 384                 break;
 385
 386         default:
 387                 /* for other adminq in running time, waiting the cmd done flag */
 388                 err = -1;
 389                 do {
 390                         if (vf->pend_cmd == VIRTCHNL_OP_UNKNOWN) {
 391                                 err = 0;
 392                                 break;
 393                         }
 394                         rte_delay_ms(ASQ_DELAY_MS);
 395                         /* If don't read msg or read sys event, continue */
 396                 } while (i++ < MAX_TRY_TIMES);
 397                 /* If there's no response is received, clear command */
 398                 if (i >= MAX_TRY_TIMES) {
 399                         PMD_DRV_LOG(WARNING, "No response for %d", args->ops);
 400                         _clear_cmd(vf);
 401                 }
 402                 break;
 403         }
 404
 405         return err | vf->cmd_retval;
 406 }
 407
 408 /*
 409  * Check API version with sync wait until version read or fail from admin queue
 410  */
 411 static int
 412 i40evf_check_api_version(struct rte_eth_dev *dev)
 413 {
 414         struct virtchnl_version_info version, *pver;
 415         int err;
 416         struct vf_cmd_info args;
 417         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 418
 419         version.major = VIRTCHNL_VERSION_MAJOR;
 420         version.minor = VIRTCHNL_VERSION_MINOR;
 421
 422         args.ops = VIRTCHNL_OP_VERSION;
 423         args.in_args = (uint8_t *)&version;
 424         args.in_args_size = sizeof(version);
 425         args.out_buffer = vf->aq_resp;
 426         args.out_size = I40E_AQ_BUF_SZ;
 427
 428         err = i40evf_execute_vf_cmd(dev, &args);
 429         if (err) {
 430                 PMD_INIT_LOG(ERR, "fail to execute command OP_VERSION");
 431                 return err;
 432         }
 433
 434         pver = (struct virtchnl_version_info *)args.out_buffer;
 435         vf->version_major = pver->major;
 436         vf->version_minor = pver->minor;
 437         if ((vf->version_major == VIRTCHNL_VERSION_MAJOR) &&
 438                 (vf->version_minor <= VIRTCHNL_VERSION_MINOR))
 439                 PMD_DRV_LOG(INFO, "Peer is Linux PF host");
 440         else {
 441                 PMD_INIT_LOG(ERR, "PF/VF API version mismatch:(%u.%u)-(%u.%u)",
 442                                         vf->version_major, vf->version_minor,
 443                                                 VIRTCHNL_VERSION_MAJOR,
 444                                                 VIRTCHNL_VERSION_MINOR);
 445                 return -1;
 446         }
 447
 448         return 0;
 449 }
 450
 451 static int
 452 i40evf_get_vf_resource(struct rte_eth_dev *dev)
 453 {
 454         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 455         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 456         int err;
 457         struct vf_cmd_info args;
 458         uint32_t caps, len;
 459
 460         args.ops = VIRTCHNL_OP_GET_VF_RESOURCES;
 461         args.out_buffer = vf->aq_resp;
 462         args.out_size = I40E_AQ_BUF_SZ;
 463         if (PF_IS_V11(vf)) {
 464                 caps = VIRTCHNL_VF_OFFLOAD_L2 |
 465                        VIRTCHNL_VF_OFFLOAD_RSS_AQ |
 466                        VIRTCHNL_VF_OFFLOAD_RSS_REG |
 467                        VIRTCHNL_VF_OFFLOAD_VLAN |
 468                        VIRTCHNL_VF_OFFLOAD_RX_POLLING |
 469                        VIRTCHNL_VF_CAP_ADV_LINK_SPEED;
 470                 args.in_args = (uint8_t *)&caps;
 471                 args.in_args_size = sizeof(caps);
 472         } else {
 473                 args.in_args = NULL;
 474                 args.in_args_size = 0;
 475         }
 476         err = i40evf_execute_vf_cmd(dev, &args);
 477
 478         if (err) {
 479                 PMD_DRV_LOG(ERR, "fail to execute command OP_GET_VF_RESOURCE");
 480                 return err;
 481         }
 482
 483         len =  sizeof(struct virtchnl_vf_resource) +
 484                 I40E_MAX_VF_VSI * sizeof(struct virtchnl_vsi_resource);
 485
 486         rte_memcpy(vf->vf_res, args.out_buffer,
 487                         RTE_MIN(args.out_size, len));
 488         i40e_vf_parse_hw_config(hw, vf->vf_res);
 489
 490         return 0;
 491 }
 492
 493 static int
 494 i40evf_config_promisc(struct rte_eth_dev *dev,
 495                       bool enable_unicast,
 496                       bool enable_multicast)
 497 {
 498         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 499         int err;
 500         struct vf_cmd_info args;
 501         struct virtchnl_promisc_info promisc;
 502
 503         promisc.flags = 0;
 504         promisc.vsi_id = vf->vsi_res->vsi_id;
 505
 506         if (enable_unicast)
 507                 promisc.flags |= FLAG_VF_UNICAST_PROMISC;
 508
 509         if (enable_multicast)
 510                 promisc.flags |= FLAG_VF_MULTICAST_PROMISC;
 511
 512         args.ops = VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE;
 513         args.in_args = (uint8_t *)&promisc;
 514         args.in_args_size = sizeof(promisc);
 515         args.out_buffer = vf->aq_resp;
 516         args.out_size = I40E_AQ_BUF_SZ;
 517
 518         err = i40evf_execute_vf_cmd(dev, &args);
 519
 520         if (err) {
 521                 PMD_DRV_LOG(ERR, "fail to execute command "
 522                             "CONFIG_PROMISCUOUS_MODE");
 523
 524                 if (err == I40E_NOT_SUPPORTED)
 525                         return -ENOTSUP;
 526
 527                 return -EAGAIN;
 528         }
 529
 530         vf->promisc_unicast_enabled = enable_unicast;
 531         vf->promisc_multicast_enabled = enable_multicast;
 532         return 0;
 533 }
 534
 535 static int
 536 i40evf_enable_vlan_strip(struct rte_eth_dev *dev)
 537 {
 538         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 539         struct vf_cmd_info args;
 540         int ret;
 541
 542         memset(&args, 0, sizeof(args));
 543         args.ops = VIRTCHNL_OP_ENABLE_VLAN_STRIPPING;
 544         args.in_args = NULL;
 545         args.in_args_size = 0;
 546         args.out_buffer = vf->aq_resp;
 547         args.out_size = I40E_AQ_BUF_SZ;
 548         ret = i40evf_execute_vf_cmd(dev, &args);
 549         if (ret)
 550                 PMD_DRV_LOG(ERR, "Failed to execute command of "
 551                             "VIRTCHNL_OP_ENABLE_VLAN_STRIPPING");
 552
 553         return ret;
 554 }
 555
 556 static int
 557 i40evf_disable_vlan_strip(struct rte_eth_dev *dev)
 558 {
 559         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 560         struct vf_cmd_info args;
 561         int ret;
 562
 563         memset(&args, 0, sizeof(args));
 564         args.ops = VIRTCHNL_OP_DISABLE_VLAN_STRIPPING;
 565         args.in_args = NULL;
 566         args.in_args_size = 0;
 567         args.out_buffer = vf->aq_resp;
 568         args.out_size = I40E_AQ_BUF_SZ;
 569         ret = i40evf_execute_vf_cmd(dev, &args);
 570         if (ret)
 571                 PMD_DRV_LOG(ERR, "Failed to execute command of "
 572                             "VIRTCHNL_OP_DISABLE_VLAN_STRIPPING");
 573
 574         return ret;
 575 }
 576
 577 static void
 578 i40evf_fill_virtchnl_vsi_txq_info(struct virtchnl_txq_info *txq_info,
 579                                   uint16_t vsi_id,
 580                                   uint16_t queue_id,
 581                                   uint16_t nb_txq,
 582                                   struct i40e_tx_queue *txq)
 583 {
 584         txq_info->vsi_id = vsi_id;
 585         txq_info->queue_id = queue_id;
 586         if (queue_id < nb_txq && txq) {
 587                 txq_info->ring_len = txq->nb_tx_desc;
 588                 txq_info->dma_ring_addr = txq->tx_ring_phys_addr;
 589         }
 590 }
 591
 592 static void
 593 i40evf_fill_virtchnl_vsi_rxq_info(struct virtchnl_rxq_info *rxq_info,
 594                                   uint16_t vsi_id,
 595                                   uint16_t queue_id,
 596                                   uint16_t nb_rxq,
 597                                   uint32_t max_pkt_size,
 598                                   struct i40e_rx_queue *rxq)
 599 {
 600         rxq_info->vsi_id = vsi_id;
 601         rxq_info->queue_id = queue_id;
 602         rxq_info->max_pkt_size = max_pkt_size;
 603         if (queue_id < nb_rxq && rxq) {
 604                 rxq_info->ring_len = rxq->nb_rx_desc;
 605                 rxq_info->dma_ring_addr = rxq->rx_ring_phys_addr;
 606                 rxq_info->databuffer_size =
 607                         (rte_pktmbuf_data_room_size(rxq->mp) -
 608                                 RTE_PKTMBUF_HEADROOM);
 609         }
 610 }
 611
 612 static int
 613 i40evf_configure_vsi_queues(struct rte_eth_dev *dev)
 614 {
 615         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 616         struct i40e_rx_queue **rxq =
 617                 (struct i40e_rx_queue **)dev->data->rx_queues;
 618         struct i40e_tx_queue **txq =
 619                 (struct i40e_tx_queue **)dev->data->tx_queues;
 620         struct virtchnl_vsi_queue_config_info *vc_vqci;
 621         struct virtchnl_queue_pair_info *vc_qpi;
 622         struct vf_cmd_info args;
 623         uint16_t i, nb_qp = vf->num_queue_pairs;
 624         const uint32_t size =
 625                 I40E_VIRTCHNL_CONFIG_VSI_QUEUES_SIZE(vc_vqci, nb_qp);
 626         uint8_t buff[size];
 627         int ret;
 628
 629         memset(buff, 0, sizeof(buff));
 630         vc_vqci = (struct virtchnl_vsi_queue_config_info *)buff;
 631         vc_vqci->vsi_id = vf->vsi_res->vsi_id;
 632         vc_vqci->num_queue_pairs = nb_qp;
 633
 634         for (i = 0, vc_qpi = vc_vqci->qpair; i < nb_qp; i++, vc_qpi++) {
 635                 i40evf_fill_virtchnl_vsi_txq_info(&vc_qpi->txq,
 636                         vc_vqci->vsi_id, i, dev->data->nb_tx_queues,
 637                         txq ? txq[i] : NULL);
 638                 i40evf_fill_virtchnl_vsi_rxq_info(&vc_qpi->rxq,
 639                         vc_vqci->vsi_id, i, dev->data->nb_rx_queues,
 640                         vf->max_pkt_len, rxq ? rxq[i] : NULL);
 641         }
 642         memset(&args, 0, sizeof(args));
 643         args.ops = VIRTCHNL_OP_CONFIG_VSI_QUEUES;
 644         args.in_args = (uint8_t *)vc_vqci;
 645         args.in_args_size = size;
 646         args.out_buffer = vf->aq_resp;
 647         args.out_size = I40E_AQ_BUF_SZ;
 648         ret = i40evf_execute_vf_cmd(dev, &args);
 649         if (ret)
 650                 PMD_DRV_LOG(ERR, "Failed to execute command of "
 651                         "VIRTCHNL_OP_CONFIG_VSI_QUEUES");
 652
 653         return ret;
 654 }
 655
 656 static int
 657 i40evf_config_irq_map(struct rte_eth_dev *dev)
 658 {
 659         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 660         struct vf_cmd_info args;
 661         uint8_t *cmd_buffer = NULL;
 662         struct virtchnl_irq_map_info *map_info;
 663         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
 664         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
 665         uint32_t vec, cmd_buffer_size, max_vectors, nb_msix, msix_base, i;
 666         uint16_t rxq_map[vf->vf_res->max_vectors];
 667         int err;
 668
 669         memset(rxq_map, 0, sizeof(rxq_map));
 670         if (dev->data->dev_conf.intr_conf.rxq != 0 &&
 671                 rte_intr_allow_others(intr_handle)) {
 672                 msix_base = I40E_RX_VEC_START;
 673                 /* For interrupt mode, available vector id is from 1. */
 674                 max_vectors = vf->vf_res->max_vectors - 1;
 675                 nb_msix = RTE_MIN(max_vectors, intr_handle->nb_efd);
 676
 677                 vec = msix_base;
 678                 for (i = 0; i < dev->data->nb_rx_queues; i++) {
 679                         rxq_map[vec] |= 1 << i;
 680                         intr_handle->intr_vec[i] = vec++;
 681                         if (vec >= vf->vf_res->max_vectors)
 682                                 vec = msix_base;
 683                 }
 684         } else {
 685                 msix_base = I40E_MISC_VEC_ID;
 686                 nb_msix = 1;
 687
 688                 for (i = 0; i < dev->data->nb_rx_queues; i++) {
 689                         rxq_map[msix_base] |= 1 << i;
 690                         if (rte_intr_dp_is_en(intr_handle))
 691                                 intr_handle->intr_vec[i] = msix_base;
 692                 }
 693         }
 694
 695         cmd_buffer_size = sizeof(struct virtchnl_irq_map_info) +
 696                         sizeof(struct virtchnl_vector_map) * nb_msix;
 697         cmd_buffer = rte_zmalloc("i40e", cmd_buffer_size, 0);
 698         if (!cmd_buffer) {
 699                 PMD_DRV_LOG(ERR, "Failed to allocate memory");
 700                 return I40E_ERR_NO_MEMORY;
 701         }
 702
 703         map_info = (struct virtchnl_irq_map_info *)cmd_buffer;
 704         map_info->num_vectors = nb_msix;
 705         for (i = 0; i < nb_msix; i++) {
 706                 map_info->vecmap[i].rxitr_idx = I40E_ITR_INDEX_DEFAULT;
 707                 map_info->vecmap[i].vsi_id = vf->vsi_res->vsi_id;
 708                 map_info->vecmap[i].vector_id = msix_base + i;
 709                 map_info->vecmap[i].txq_map = 0;
 710                 map_info->vecmap[i].rxq_map = rxq_map[msix_base + i];
 711         }
 712
 713         args.ops = VIRTCHNL_OP_CONFIG_IRQ_MAP;
 714         args.in_args = (u8 *)cmd_buffer;
 715         args.in_args_size = cmd_buffer_size;
 716         args.out_buffer = vf->aq_resp;
 717         args.out_size = I40E_AQ_BUF_SZ;
 718         err = i40evf_execute_vf_cmd(dev, &args);
 719         if (err)
 720                 PMD_DRV_LOG(ERR, "fail to execute command OP_ENABLE_QUEUES");
 721
 722         rte_free(cmd_buffer);
 723
 724         return err;
 725 }
 726
 727 static int
 728 i40evf_switch_queue(struct rte_eth_dev *dev, bool isrx, uint16_t qid,
 729                                 bool on)
 730 {
 731         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 732         struct virtchnl_queue_select queue_select;
 733         int err;
 734         struct vf_cmd_info args;
 735         memset(&queue_select, 0, sizeof(queue_select));
 736         queue_select.vsi_id = vf->vsi_res->vsi_id;
 737
 738         if (isrx)
 739                 queue_select.rx_queues |= 1 << qid;
 740         else
 741                 queue_select.tx_queues |= 1 << qid;
 742
 743         if (on)
 744                 args.ops = VIRTCHNL_OP_ENABLE_QUEUES;
 745         else
 746                 args.ops = VIRTCHNL_OP_DISABLE_QUEUES;
 747         args.in_args = (u8 *)&queue_select;
 748         args.in_args_size = sizeof(queue_select);
 749         args.out_buffer = vf->aq_resp;
 750         args.out_size = I40E_AQ_BUF_SZ;
 751         err = i40evf_execute_vf_cmd(dev, &args);
 752         if (err)
 753                 PMD_DRV_LOG(ERR, "fail to switch %s %u %s",
 754                             isrx ? "RX" : "TX", qid, on ? "on" : "off");
 755
 756         return err;
 757 }
 758
 759 static int
 760 i40evf_start_queues(struct rte_eth_dev *dev)
 761 {
 762         struct rte_eth_dev_data *dev_data = dev->data;
 763         int i;
 764         struct i40e_rx_queue *rxq;
 765         struct i40e_tx_queue *txq;
 766
 767         for (i = 0; i < dev->data->nb_rx_queues; i++) {
 768                 rxq = dev_data->rx_queues[i];
 769                 if (rxq->rx_deferred_start)
 770                         continue;
 771                 if (i40evf_dev_rx_queue_start(dev, i) != 0) {
 772                         PMD_DRV_LOG(ERR, "Fail to start queue %u", i);
 773                         return -1;
 774                 }
 775         }
 776
 777         for (i = 0; i < dev->data->nb_tx_queues; i++) {
 778                 txq = dev_data->tx_queues[i];
 779                 if (txq->tx_deferred_start)
 780                         continue;
 781                 if (i40evf_dev_tx_queue_start(dev, i) != 0) {
 782                         PMD_DRV_LOG(ERR, "Fail to start queue %u", i);
 783                         return -1;
 784                 }
 785         }
 786
 787         return 0;
 788 }
 789
 790 static int
 791 i40evf_stop_queues(struct rte_eth_dev *dev)
 792 {
 793         int i;
 794
 795         /* Stop TX queues first */
 796         for (i = 0; i < dev->data->nb_tx_queues; i++) {
 797                 if (i40evf_dev_tx_queue_stop(dev, i) != 0) {
 798                         PMD_DRV_LOG(ERR, "Fail to stop queue %u", i);
 799                 }
 800         }
 801
 802         /* Then stop RX queues */
 803         for (i = 0; i < dev->data->nb_rx_queues; i++) {
 804                 if (i40evf_dev_rx_queue_stop(dev, i) != 0) {
 805                         PMD_DRV_LOG(ERR, "Fail to stop queue %u", i);
 806                 }
 807         }
 808
 809         return 0;
 810 }
 811
 812 static int
 813 i40evf_add_mac_addr(struct rte_eth_dev *dev,
 814                     struct rte_ether_addr *addr,
 815                     __rte_unused uint32_t index,
 816                     __rte_unused uint32_t pool)
 817 {
 818         struct virtchnl_ether_addr_list *list;
 819         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 820         uint8_t cmd_buffer[sizeof(struct virtchnl_ether_addr_list) + \
 821                         sizeof(struct virtchnl_ether_addr)];
 822         int err;
 823         struct vf_cmd_info args;
 824
 825         if (rte_is_zero_ether_addr(addr)) {
 826                 PMD_DRV_LOG(ERR, "Invalid mac:%x:%x:%x:%x:%x:%x",
 827                             addr->addr_bytes[0], addr->addr_bytes[1],
 828                             addr->addr_bytes[2], addr->addr_bytes[3],
 829                             addr->addr_bytes[4], addr->addr_bytes[5]);
 830                 return I40E_ERR_INVALID_MAC_ADDR;
 831         }
 832
 833         list = (struct virtchnl_ether_addr_list *)cmd_buffer;
 834         list->vsi_id = vf->vsi_res->vsi_id;
 835         list->num_elements = 1;
 836         rte_memcpy(list->list[0].addr, addr->addr_bytes,
 837                                         sizeof(addr->addr_bytes));
 838
 839         args.ops = VIRTCHNL_OP_ADD_ETH_ADDR;
 840         args.in_args = cmd_buffer;
 841         args.in_args_size = sizeof(cmd_buffer);
 842         args.out_buffer = vf->aq_resp;
 843         args.out_size = I40E_AQ_BUF_SZ;
 844         err = i40evf_execute_vf_cmd(dev, &args);
 845         if (err)
 846                 PMD_DRV_LOG(ERR, "fail to execute command "
 847                             "OP_ADD_ETHER_ADDRESS");
 848         else
 849                 vf->vsi.mac_num++;
 850
 851         return err;
 852 }
 853
 854 static void
 855 i40evf_del_mac_addr_by_addr(struct rte_eth_dev *dev,
 856                             struct rte_ether_addr *addr)
 857 {
 858         struct virtchnl_ether_addr_list *list;
 859         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 860         uint8_t cmd_buffer[sizeof(struct virtchnl_ether_addr_list) + \
 861                         sizeof(struct virtchnl_ether_addr)];
 862         int err;
 863         struct vf_cmd_info args;
 864
 865         if (i40e_validate_mac_addr(addr->addr_bytes) != I40E_SUCCESS) {
 866                 PMD_DRV_LOG(ERR, "Invalid mac:%x-%x-%x-%x-%x-%x",
 867                             addr->addr_bytes[0], addr->addr_bytes[1],
 868                             addr->addr_bytes[2], addr->addr_bytes[3],
 869                             addr->addr_bytes[4], addr->addr_bytes[5]);
 870                 return;
 871         }
 872
 873         list = (struct virtchnl_ether_addr_list *)cmd_buffer;
 874         list->vsi_id = vf->vsi_res->vsi_id;
 875         list->num_elements = 1;
 876         rte_memcpy(list->list[0].addr, addr->addr_bytes,
 877                         sizeof(addr->addr_bytes));
 878
 879         args.ops = VIRTCHNL_OP_DEL_ETH_ADDR;
 880         args.in_args = cmd_buffer;
 881         args.in_args_size = sizeof(cmd_buffer);
 882         args.out_buffer = vf->aq_resp;
 883         args.out_size = I40E_AQ_BUF_SZ;
 884         err = i40evf_execute_vf_cmd(dev, &args);
 885         if (err)
 886                 PMD_DRV_LOG(ERR, "fail to execute command "
 887                             "OP_DEL_ETHER_ADDRESS");
 888         else
 889                 vf->vsi.mac_num--;
 890         return;
 891 }
 892
 893 static void
 894 i40evf_del_mac_addr(struct rte_eth_dev *dev, uint32_t index)
 895 {
 896         struct rte_eth_dev_data *data = dev->data;
 897         struct rte_ether_addr *addr;
 898
 899         addr = &data->mac_addrs[index];
 900
 901         i40evf_del_mac_addr_by_addr(dev, addr);
 902 }
 903
 904 static int
 905 i40evf_query_stats(struct rte_eth_dev *dev, struct i40e_eth_stats **pstats)
 906 {
 907         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 908         struct virtchnl_queue_select q_stats;
 909         int err;
 910         struct vf_cmd_info args;
 911
 912         memset(&q_stats, 0, sizeof(q_stats));
 913         q_stats.vsi_id = vf->vsi_res->vsi_id;
 914         args.ops = VIRTCHNL_OP_GET_STATS;
 915         args.in_args = (u8 *)&q_stats;
 916         args.in_args_size = sizeof(q_stats);
 917         args.out_buffer = vf->aq_resp;
 918         args.out_size = I40E_AQ_BUF_SZ;
 919
 920         err = i40evf_execute_vf_cmd(dev, &args);
 921         if (err) {
 922                 PMD_DRV_LOG(ERR, "fail to execute command OP_GET_STATS");
 923                 *pstats = NULL;
 924                 return err;
 925         }
 926         *pstats = (struct i40e_eth_stats *)args.out_buffer;
 927         return 0;
 928 }
 929
 930 static void
 931 i40evf_stat_update_48(uint64_t *offset,
 932                    uint64_t *stat)
 933 {
 934         if (*stat >= *offset)
 935                 *stat = *stat - *offset;
 936         else
 937                 *stat = (uint64_t)((*stat +
 938                         ((uint64_t)1 << I40E_48_BIT_WIDTH)) - *offset);
 939
 940         *stat &= I40E_48_BIT_MASK;
 941 }
 942
 943 static void
 944 i40evf_stat_update_32(uint64_t *offset,
 945                    uint64_t *stat)
 946 {
 947         if (*stat >= *offset)
 948                 *stat = (uint64_t)(*stat - *offset);
 949         else
 950                 *stat = (uint64_t)((*stat +
 951                         ((uint64_t)1 << I40E_32_BIT_WIDTH)) - *offset);
 952 }
 953
 954 static void
 955 i40evf_update_stats(struct i40e_vsi *vsi,
 956                                         struct i40e_eth_stats *nes)
 957 {
 958         struct i40e_eth_stats *oes = &vsi->eth_stats_offset;
 959
 960         i40evf_stat_update_48(&oes->rx_bytes,
 961                             &nes->rx_bytes);
 962         i40evf_stat_update_48(&oes->rx_unicast,
 963                             &nes->rx_unicast);
 964         i40evf_stat_update_48(&oes->rx_multicast,
 965                             &nes->rx_multicast);
 966         i40evf_stat_update_48(&oes->rx_broadcast,
 967                             &nes->rx_broadcast);
 968         i40evf_stat_update_32(&oes->rx_discards,
 969                                 &nes->rx_discards);
 970         i40evf_stat_update_32(&oes->rx_unknown_protocol,
 971                             &nes->rx_unknown_protocol);
 972         i40evf_stat_update_48(&oes->tx_bytes,
 973                             &nes->tx_bytes);
 974         i40evf_stat_update_48(&oes->tx_unicast,
 975                             &nes->tx_unicast);
 976         i40evf_stat_update_48(&oes->tx_multicast,
 977                             &nes->tx_multicast);
 978         i40evf_stat_update_48(&oes->tx_broadcast,
 979                             &nes->tx_broadcast);
 980         i40evf_stat_update_32(&oes->tx_errors, &nes->tx_errors);
 981         i40evf_stat_update_32(&oes->tx_discards, &nes->tx_discards);
 982 }
 983
 984 static int
 985 i40evf_dev_xstats_reset(struct rte_eth_dev *dev)
 986 {
 987         int ret;
 988         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
 989         struct i40e_eth_stats *pstats = NULL;
 990
 991         /* read stat values to clear hardware registers */
 992         ret = i40evf_query_stats(dev, &pstats);
 993
 994         /* set stats offset base on current values */
 995         if (ret == 0)
 996                 vf->vsi.eth_stats_offset = *pstats;
 997
 998         return ret;
 999 }
1000
1001 static int i40evf_dev_xstats_get_names(__rte_unused struct rte_eth_dev *dev,
1002                                       struct rte_eth_xstat_name *xstats_names,
1003                                       __rte_unused unsigned limit)
1004 {
1005         unsigned i;
1006
1007         if (xstats_names != NULL)
1008                 for (i = 0; i < I40EVF_NB_XSTATS; i++) {
1009                         snprintf(xstats_names[i].name,
1010                                 sizeof(xstats_names[i].name),
1011                                 "%s", rte_i40evf_stats_strings[i].name);
1012                 }
1013         return I40EVF_NB_XSTATS;
1014 }
1015
1016 static int i40evf_dev_xstats_get(struct rte_eth_dev *dev,
1017                                  struct rte_eth_xstat *xstats, unsigned n)
1018 {
1019         int ret;
1020         unsigned i;
1021         struct i40e_eth_stats *pstats = NULL;
1022         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1023         struct i40e_vsi *vsi = &vf->vsi;
1024
1025         if (n < I40EVF_NB_XSTATS)
1026                 return I40EVF_NB_XSTATS;
1027
1028         ret = i40evf_query_stats(dev, &pstats);
1029         if (ret != 0)
1030                 return 0;
1031
1032         if (!xstats)
1033                 return 0;
1034
1035         i40evf_update_stats(vsi, pstats);
1036
1037         /* loop over xstats array and values from pstats */
1038         for (i = 0; i < I40EVF_NB_XSTATS; i++) {
1039                 xstats[i].id = i;
1040                 xstats[i].value = *(uint64_t *)(((char *)pstats) +
1041                         rte_i40evf_stats_strings[i].offset);
1042         }
1043
1044         return I40EVF_NB_XSTATS;
1045 }
1046
1047 static int
1048 i40evf_add_vlan(struct rte_eth_dev *dev, uint16_t vlanid)
1049 {
1050         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1051         struct virtchnl_vlan_filter_list *vlan_list;
1052         uint8_t cmd_buffer[sizeof(struct virtchnl_vlan_filter_list) +
1053                                                         sizeof(uint16_t)];
1054         int err;
1055         struct vf_cmd_info args;
1056
1057         vlan_list = (struct virtchnl_vlan_filter_list *)cmd_buffer;
1058         vlan_list->vsi_id = vf->vsi_res->vsi_id;
1059         vlan_list->num_elements = 1;
1060         vlan_list->vlan_id[0] = vlanid;
1061
1062         args.ops = VIRTCHNL_OP_ADD_VLAN;
1063         args.in_args = (u8 *)&cmd_buffer;
1064         args.in_args_size = sizeof(cmd_buffer);
1065         args.out_buffer = vf->aq_resp;
1066         args.out_size = I40E_AQ_BUF_SZ;
1067         err = i40evf_execute_vf_cmd(dev, &args);
1068         if (err)
1069                 PMD_DRV_LOG(ERR, "fail to execute command OP_ADD_VLAN");
1070
1071         return err;
1072 }
1073
1074 static int
1075 i40evf_request_queues(struct rte_eth_dev *dev, uint16_t num)
1076 {
1077         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1078         struct virtchnl_vf_res_request vfres;
1079         struct vf_cmd_info args;
1080         int err;
1081
1082         vfres.num_queue_pairs = num;
1083
1084         args.ops = VIRTCHNL_OP_REQUEST_QUEUES;
1085         args.in_args = (u8 *)&vfres;
1086         args.in_args_size = sizeof(vfres);
1087         args.out_buffer = vf->aq_resp;
1088         args.out_size = I40E_AQ_BUF_SZ;
1089
1090         rte_eal_alarm_cancel(i40evf_dev_alarm_handler, dev);
1091
1092         err = i40evf_execute_vf_cmd(dev, &args);
1093
1094         rte_eal_alarm_set(I40EVF_ALARM_INTERVAL, i40evf_dev_alarm_handler, dev);
1095
1096         if (err != I40E_SUCCESS) {
1097                 PMD_DRV_LOG(ERR, "fail to execute command OP_REQUEST_QUEUES");
1098                 return err;
1099         }
1100
1101         /* The PF will issue a reset to the VF when change the number of
1102          * queues. The PF will set I40E_VFGEN_RSTAT to COMPLETE first, then
1103          * wait 10ms and set it to ACTIVE. In this duration, vf may not catch
1104          * the moment that COMPLETE is set. So, for vf, we'll try to wait a
1105          * long time.
1106          */
1107         rte_delay_ms(100);
1108
1109         err = i40evf_check_vf_reset_done(dev);
1110         if (err)
1111                 PMD_DRV_LOG(ERR, "VF is still resetting");
1112
1113         return err;
1114 }
1115
1116 static int
1117 i40evf_del_vlan(struct rte_eth_dev *dev, uint16_t vlanid)
1118 {
1119         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1120         struct virtchnl_vlan_filter_list *vlan_list;
1121         uint8_t cmd_buffer[sizeof(struct virtchnl_vlan_filter_list) +
1122                                                         sizeof(uint16_t)];
1123         int err;
1124         struct vf_cmd_info args;
1125
1126         vlan_list = (struct virtchnl_vlan_filter_list *)cmd_buffer;
1127         vlan_list->vsi_id = vf->vsi_res->vsi_id;
1128         vlan_list->num_elements = 1;
1129         vlan_list->vlan_id[0] = vlanid;
1130
1131         args.ops = VIRTCHNL_OP_DEL_VLAN;
1132         args.in_args = (u8 *)&cmd_buffer;
1133         args.in_args_size = sizeof(cmd_buffer);
1134         args.out_buffer = vf->aq_resp;
1135         args.out_size = I40E_AQ_BUF_SZ;
1136         err = i40evf_execute_vf_cmd(dev, &args);
1137         if (err)
1138                 PMD_DRV_LOG(ERR, "fail to execute command OP_DEL_VLAN");
1139
1140         return err;
1141 }
1142
1143 static const struct rte_pci_id pci_id_i40evf_map[] = {
1144         { RTE_PCI_DEVICE(I40E_INTEL_VENDOR_ID, I40E_DEV_ID_VF) },
1145         { RTE_PCI_DEVICE(I40E_INTEL_VENDOR_ID, I40E_DEV_ID_VF_HV) },
1146         { RTE_PCI_DEVICE(I40E_INTEL_VENDOR_ID, I40E_DEV_ID_X722_A0_VF) },
1147         { RTE_PCI_DEVICE(I40E_INTEL_VENDOR_ID, I40E_DEV_ID_X722_VF) },
1148         { .vendor_id = 0, /* sentinel */ },
1149 };
1150
1151 /* Disable IRQ0 */
1152 static inline void
1153 i40evf_disable_irq0(struct i40e_hw *hw)
1154 {
1155         /* Disable all interrupt types */
1156         I40E_WRITE_REG(hw, I40E_VFINT_ICR0_ENA1, 0);
1157         I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01,
1158                        I40E_VFINT_DYN_CTL01_ITR_INDX_MASK);
1159         I40EVF_WRITE_FLUSH(hw);
1160 }
1161
1162 /* Enable IRQ0 */
1163 static inline void
1164 i40evf_enable_irq0(struct i40e_hw *hw)
1165 {
1166         /* Enable admin queue interrupt trigger */
1167         uint32_t val;
1168
1169         i40evf_disable_irq0(hw);
1170         val = I40E_READ_REG(hw, I40E_VFINT_ICR0_ENA1);
1171         val |= I40E_VFINT_ICR0_ENA1_ADMINQ_MASK |
1172                 I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK;
1173         I40E_WRITE_REG(hw, I40E_VFINT_ICR0_ENA1, val);
1174
1175         I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01,
1176                 I40E_VFINT_DYN_CTL01_INTENA_MASK |
1177                 I40E_VFINT_DYN_CTL01_CLEARPBA_MASK |
1178                 I40E_VFINT_DYN_CTL01_ITR_INDX_MASK);
1179
1180         I40EVF_WRITE_FLUSH(hw);
1181 }
1182
1183 static int
1184 i40evf_check_vf_reset_done(struct rte_eth_dev *dev)
1185 {
1186         int i, reset;
1187         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1188         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1189
1190         for (i = 0; i < MAX_RESET_WAIT_CNT; i++) {
1191                 reset = I40E_READ_REG(hw, I40E_VFGEN_RSTAT) &
1192                         I40E_VFGEN_RSTAT_VFR_STATE_MASK;
1193                 reset = reset >> I40E_VFGEN_RSTAT_VFR_STATE_SHIFT;
1194                 if (reset == VIRTCHNL_VFR_VFACTIVE ||
1195                     reset == VIRTCHNL_VFR_COMPLETED)
1196                         break;
1197                 rte_delay_ms(50);
1198         }
1199
1200         if (i >= MAX_RESET_WAIT_CNT)
1201                 return -1;
1202
1203         vf->vf_reset = false;
1204         vf->pend_msg &= ~PFMSG_RESET_IMPENDING;
1205
1206         return 0;
1207 }
1208 static int
1209 i40evf_reset_vf(struct rte_eth_dev *dev)
1210 {
1211         int ret;
1212         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1213
1214         if (i40e_vf_reset(hw) != I40E_SUCCESS) {
1215                 PMD_INIT_LOG(ERR, "Reset VF NIC failed");
1216                 return -1;
1217         }
1218         /**
1219           * After issuing vf reset command to pf, pf won't necessarily
1220           * reset vf, it depends on what state it exactly is. If it's not
1221           * initialized yet, it won't have vf reset since it's in a certain
1222           * state. If not, it will try to reset. Even vf is reset, pf will
1223           * set I40E_VFGEN_RSTAT to COMPLETE first, then wait 10ms and set
1224           * it to ACTIVE. In this duration, vf may not catch the moment that
1225           * COMPLETE is set. So, for vf, we'll try to wait a long time.
1226           */
1227         rte_delay_ms(200);
1228
1229         ret = i40evf_check_vf_reset_done(dev);
1230         if (ret) {
1231                 PMD_INIT_LOG(ERR, "VF is still resetting");
1232                 return ret;
1233         }
1234
1235         return 0;
1236 }
1237
1238 static int
1239 i40evf_init_vf(struct rte_eth_dev *dev)
1240 {
1241         int i, err, bufsz;
1242         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1243         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1244         uint16_t interval =
1245                 i40e_calc_itr_interval(0, 0);
1246
1247         vf->adapter = I40E_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
1248         vf->dev_data = dev->data;
1249         err = i40e_set_mac_type(hw);
1250         if (err) {
1251                 PMD_INIT_LOG(ERR, "set_mac_type failed: %d", err);
1252                 goto err;
1253         }
1254
1255         err = i40evf_check_vf_reset_done(dev);
1256         if (err)
1257                 goto err;
1258
1259         i40e_init_adminq_parameter(hw);
1260         err = i40e_init_adminq(hw);
1261         if (err) {
1262                 PMD_INIT_LOG(ERR, "init_adminq failed: %d", err);
1263                 goto err;
1264         }
1265
1266         /* Reset VF and wait until it's complete */
1267         if (i40evf_reset_vf(dev)) {
1268                 PMD_INIT_LOG(ERR, "reset NIC failed");
1269                 goto err_aq;
1270         }
1271
1272         /* VF reset, shutdown admin queue and initialize again */
1273         if (i40e_shutdown_adminq(hw) != I40E_SUCCESS) {
1274                 PMD_INIT_LOG(ERR, "i40e_shutdown_adminq failed");
1275                 goto err;
1276         }
1277
1278         i40e_init_adminq_parameter(hw);
1279         if (i40e_init_adminq(hw) != I40E_SUCCESS) {
1280                 PMD_INIT_LOG(ERR, "init_adminq failed");
1281                 goto err;
1282         }
1283
1284         vf->aq_resp = rte_zmalloc("vf_aq_resp", I40E_AQ_BUF_SZ, 0);
1285         if (!vf->aq_resp) {
1286                 PMD_INIT_LOG(ERR, "unable to allocate vf_aq_resp memory");
1287                 goto err_aq;
1288         }
1289         if (i40evf_check_api_version(dev) != 0) {
1290                 PMD_INIT_LOG(ERR, "check_api version failed");
1291                 goto err_api;
1292         }
1293         bufsz = sizeof(struct virtchnl_vf_resource) +
1294                 (I40E_MAX_VF_VSI * sizeof(struct virtchnl_vsi_resource));
1295         vf->vf_res = rte_zmalloc("vf_res", bufsz, 0);
1296         if (!vf->vf_res) {
1297                 PMD_INIT_LOG(ERR, "unable to allocate vf_res memory");
1298                 goto err_api;
1299         }
1300
1301         if (i40evf_get_vf_resource(dev) != 0) {
1302                 PMD_INIT_LOG(ERR, "i40evf_get_vf_config failed");
1303                 goto err_alloc;
1304         }
1305
1306         /* got VF config message back from PF, now we can parse it */
1307         for (i = 0; i < vf->vf_res->num_vsis; i++) {
1308                 if (vf->vf_res->vsi_res[i].vsi_type == VIRTCHNL_VSI_SRIOV)
1309                         vf->vsi_res = &vf->vf_res->vsi_res[i];
1310         }
1311
1312         if (!vf->vsi_res) {
1313                 PMD_INIT_LOG(ERR, "no LAN VSI found");
1314                 goto err_alloc;
1315         }
1316
1317         if (hw->mac.type == I40E_MAC_X722_VF)
1318                 vf->flags = I40E_FLAG_RSS_AQ_CAPABLE;
1319         vf->vsi.vsi_id = vf->vsi_res->vsi_id;
1320
1321         switch (vf->vsi_res->vsi_type) {
1322         case VIRTCHNL_VSI_SRIOV:
1323                 vf->vsi.type = I40E_VSI_SRIOV;
1324                 break;
1325         default:
1326                 vf->vsi.type = I40E_VSI_TYPE_UNKNOWN;
1327                 break;
1328         }
1329         vf->vsi.nb_qps = vf->vsi_res->num_queue_pairs;
1330         vf->vsi.adapter = I40E_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
1331
1332         /* Store the MAC address configured by host, or generate random one */
1333         if (!rte_is_valid_assigned_ether_addr(
1334                         (struct rte_ether_addr *)hw->mac.addr))
1335                 rte_eth_random_addr(hw->mac.addr); /* Generate a random one */
1336
1337         I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01,
1338                        (I40E_ITR_INDEX_DEFAULT <<
1339                         I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT) |
1340                        (interval <<
1341                         I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT));
1342         I40EVF_WRITE_FLUSH(hw);
1343
1344         return 0;
1345
1346 err_alloc:
1347         rte_free(vf->vf_res);
1348         vf->vsi_res = NULL;
1349 err_api:
1350         rte_free(vf->aq_resp);
1351 err_aq:
1352         i40e_shutdown_adminq(hw); /* ignore error */
1353 err:
1354         return -1;
1355 }
1356
1357 static int
1358 i40evf_uninit_vf(struct rte_eth_dev *dev)
1359 {
1360         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1361
1362         PMD_INIT_FUNC_TRACE();
1363
1364         if (hw->adapter_closed == 0)
1365                 i40evf_dev_close(dev);
1366
1367         return 0;
1368 }
1369
1370 static void
1371 i40evf_handle_pf_event(struct rte_eth_dev *dev, uint8_t *msg,
1372                 __rte_unused uint16_t msglen)
1373 {
1374         struct virtchnl_pf_event *pf_msg =
1375                         (struct virtchnl_pf_event *)msg;
1376         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1377
1378         switch (pf_msg->event) {
1379         case VIRTCHNL_EVENT_RESET_IMPENDING:
1380                 PMD_DRV_LOG(DEBUG, "VIRTCHNL_EVENT_RESET_IMPENDING event");
1381                 rte_eth_dev_callback_process(dev,
1382                                 RTE_ETH_EVENT_INTR_RESET, NULL);
1383                 break;
1384         case VIRTCHNL_EVENT_LINK_CHANGE:
1385                 PMD_DRV_LOG(DEBUG, "VIRTCHNL_EVENT_LINK_CHANGE event");
1386
1387                 if (vf->vf_res->vf_cap_flags & VIRTCHNL_VF_CAP_ADV_LINK_SPEED) {
1388                         vf->link_up =
1389                                 pf_msg->event_data.link_event_adv.link_status;
1390
1391                         switch (pf_msg->event_data.link_event_adv.link_speed) {
1392                         case ETH_SPEED_NUM_100M:
1393                                 vf->link_speed = VIRTCHNL_LINK_SPEED_100MB;
1394                                 break;
1395                         case ETH_SPEED_NUM_1G:
1396                                 vf->link_speed = VIRTCHNL_LINK_SPEED_1GB;
1397                                 break;
1398                         case ETH_SPEED_NUM_2_5G:
1399                                 vf->link_speed = VIRTCHNL_LINK_SPEED_2_5GB;
1400                                 break;
1401                         case ETH_SPEED_NUM_5G:
1402                                 vf->link_speed = VIRTCHNL_LINK_SPEED_5GB;
1403                                 break;
1404                         case ETH_SPEED_NUM_10G:
1405                                 vf->link_speed = VIRTCHNL_LINK_SPEED_10GB;
1406                                 break;
1407                         case ETH_SPEED_NUM_20G:
1408                                 vf->link_speed = VIRTCHNL_LINK_SPEED_20GB;
1409                                 break;
1410                         case ETH_SPEED_NUM_25G:
1411                                 vf->link_speed = VIRTCHNL_LINK_SPEED_25GB;
1412                                 break;
1413                         case ETH_SPEED_NUM_40G:
1414                                 vf->link_speed = VIRTCHNL_LINK_SPEED_40GB;
1415                                 break;
1416                         default:
1417                                 vf->link_speed = VIRTCHNL_LINK_SPEED_UNKNOWN;
1418                                 break;
1419                         }
1420                 } else {
1421                         vf->link_up =
1422                                 pf_msg->event_data.link_event.link_status;
1423                         vf->link_speed =
1424                                 pf_msg->event_data.link_event.link_speed;
1425                 }
1426
1427                 i40evf_dev_link_update(dev, 0);
1428                 rte_eth_dev_callback_process(dev,
1429                                 RTE_ETH_EVENT_INTR_LSC, NULL);
1430                 break;
1431         case VIRTCHNL_EVENT_PF_DRIVER_CLOSE:
1432                 PMD_DRV_LOG(DEBUG, "VIRTCHNL_EVENT_PF_DRIVER_CLOSE event");
1433                 break;
1434         default:
1435                 PMD_DRV_LOG(ERR, " unknown event received %u", pf_msg->event);
1436                 break;
1437         }
1438 }
1439
1440 static void
1441 i40evf_handle_aq_msg(struct rte_eth_dev *dev)
1442 {
1443         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1444         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1445         struct i40e_arq_event_info info;
1446         uint16_t pending, aq_opc;
1447         enum virtchnl_ops msg_opc;
1448         enum i40e_status_code msg_ret;
1449         int ret;
1450
1451         info.buf_len = I40E_AQ_BUF_SZ;
1452         if (!vf->aq_resp) {
1453                 PMD_DRV_LOG(ERR, "Buffer for adminq resp should not be NULL");
1454                 return;
1455         }
1456         info.msg_buf = vf->aq_resp;
1457
1458         pending = 1;
1459         while (pending) {
1460                 ret = i40e_clean_arq_element(hw, &info, &pending);
1461
1462                 if (ret != I40E_SUCCESS) {
1463                         PMD_DRV_LOG(INFO, "Failed to read msg from AdminQ,"
1464                                     "ret: %d", ret);
1465                         break;
1466                 }
1467                 aq_opc = rte_le_to_cpu_16(info.desc.opcode);
1468                 /* For the message sent from pf to vf, opcode is stored in
1469                  * cookie_high of struct i40e_aq_desc, while return error code
1470                  * are stored in cookie_low, Which is done by
1471                  * i40e_aq_send_msg_to_vf in PF driver.*/
1472                 msg_opc = (enum virtchnl_ops)rte_le_to_cpu_32(
1473                                                   info.desc.cookie_high);
1474                 msg_ret = (enum i40e_status_code)rte_le_to_cpu_32(
1475                                                   info.desc.cookie_low);
1476                 switch (aq_opc) {
1477                 case i40e_aqc_opc_send_msg_to_vf:
1478                         if (msg_opc == VIRTCHNL_OP_EVENT)
1479                                 /* process event*/
1480                                 i40evf_handle_pf_event(dev, info.msg_buf,
1481                                                        info.msg_len);
1482                         else {
1483                                 /* read message and it's expected one */
1484                                 if (msg_opc == vf->pend_cmd) {
1485                                         vf->cmd_retval = msg_ret;
1486                                         /* prevent compiler reordering */
1487                                         rte_compiler_barrier();
1488                                         _clear_cmd(vf);
1489                                 } else
1490                                         PMD_DRV_LOG(ERR, "command mismatch,"
1491                                                 "expect %u, get %u",
1492                                                 vf->pend_cmd, msg_opc);
1493                                 PMD_DRV_LOG(DEBUG, "adminq response is received,"
1494                                              " opcode = %d", msg_opc);
1495                         }
1496                         break;
1497                 default:
1498                         PMD_DRV_LOG(DEBUG, "Request %u is not supported yet",
1499                                     aq_opc);
1500                         break;
1501                 }
1502         }
1503 }
1504
1505 /**
1506  * Interrupt handler triggered by NIC  for handling
1507  * specific interrupt. Only adminq interrupt is processed in VF.
1508  *
1509  * @param handle
1510  *  Pointer to interrupt handle.
1511  * @param param
1512  *  The address of parameter (struct rte_eth_dev *) regsitered before.
1513  *
1514  * @return
1515  *  void
1516  */
1517 static void
1518 i40evf_dev_alarm_handler(void *param)
1519 {
1520         struct rte_eth_dev *dev = (struct rte_eth_dev *)param;
1521         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1522         uint32_t icr0;
1523
1524         i40evf_disable_irq0(hw);
1525
1526         /* read out interrupt causes */
1527         icr0 = I40E_READ_REG(hw, I40E_VFINT_ICR01);
1528
1529         /* No interrupt event indicated */
1530         if (!(icr0 & I40E_VFINT_ICR01_INTEVENT_MASK))
1531                 goto done;
1532
1533         if (icr0 & I40E_VFINT_ICR01_ADMINQ_MASK) {
1534                 PMD_DRV_LOG(DEBUG, "ICR01_ADMINQ is reported");
1535                 i40evf_handle_aq_msg(dev);
1536         }
1537
1538         /* Link Status Change interrupt */
1539         if (icr0 & I40E_VFINT_ICR01_LINK_STAT_CHANGE_MASK)
1540                 PMD_DRV_LOG(DEBUG, "LINK_STAT_CHANGE is reported,"
1541                                    " do nothing");
1542
1543 done:
1544         i40evf_enable_irq0(hw);
1545         rte_eal_alarm_set(I40EVF_ALARM_INTERVAL,
1546                           i40evf_dev_alarm_handler, dev);
1547 }
1548
1549 static int
1550 i40evf_dev_init(struct rte_eth_dev *eth_dev)
1551 {
1552         struct i40e_hw *hw
1553                 = I40E_DEV_PRIVATE_TO_HW(eth_dev->data->dev_private);
1554         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(eth_dev);
1555
1556         PMD_INIT_FUNC_TRACE();
1557
1558         /* assign ops func pointer */
1559         eth_dev->dev_ops = &i40evf_eth_dev_ops;
1560         eth_dev->rx_queue_count       = i40e_dev_rx_queue_count;
1561         eth_dev->rx_descriptor_done   = i40e_dev_rx_descriptor_done;
1562         eth_dev->rx_descriptor_status = i40e_dev_rx_descriptor_status;
1563         eth_dev->tx_descriptor_status = i40e_dev_tx_descriptor_status;
1564         eth_dev->rx_pkt_burst = &i40e_recv_pkts;
1565         eth_dev->tx_pkt_burst = &i40e_xmit_pkts;
1566
1567         /*
1568          * For secondary processes, we don't initialise any further as primary
1569          * has already done this work.
1570          */
1571         if (rte_eal_process_type() != RTE_PROC_PRIMARY){
1572                 i40e_set_rx_function(eth_dev);
1573                 i40e_set_tx_function(eth_dev);
1574                 return 0;
1575         }
1576         i40e_set_default_ptype_table(eth_dev);
1577         rte_eth_copy_pci_info(eth_dev, pci_dev);
1578         eth_dev->data->dev_flags |= RTE_ETH_DEV_AUTOFILL_QUEUE_XSTATS;
1579
1580         hw->vendor_id = pci_dev->id.vendor_id;
1581         hw->device_id = pci_dev->id.device_id;
1582         hw->subsystem_vendor_id = pci_dev->id.subsystem_vendor_id;
1583         hw->subsystem_device_id = pci_dev->id.subsystem_device_id;
1584         hw->bus.device = pci_dev->addr.devid;
1585         hw->bus.func = pci_dev->addr.function;
1586         hw->hw_addr = (void *)pci_dev->mem_resource[0].addr;
1587         hw->adapter_stopped = 1;
1588         hw->adapter_closed = 0;
1589
1590         if(i40evf_init_vf(eth_dev) != 0) {
1591                 PMD_INIT_LOG(ERR, "Init vf failed");
1592                 return -1;
1593         }
1594
1595         i40e_set_default_pctype_table(eth_dev);
1596         rte_eal_alarm_set(I40EVF_ALARM_INTERVAL,
1597                           i40evf_dev_alarm_handler, eth_dev);
1598
1599         /* configure and enable device interrupt */
1600         i40evf_enable_irq0(hw);
1601
1602         /* copy mac addr */
1603         eth_dev->data->mac_addrs = rte_zmalloc("i40evf_mac",
1604                                 RTE_ETHER_ADDR_LEN * I40E_NUM_MACADDR_MAX,
1605                                 0);
1606         if (eth_dev->data->mac_addrs == NULL) {
1607                 PMD_INIT_LOG(ERR, "Failed to allocate %d bytes needed to"
1608                                 " store MAC addresses",
1609                                 RTE_ETHER_ADDR_LEN * I40E_NUM_MACADDR_MAX);
1610                 return -ENOMEM;
1611         }
1612         rte_ether_addr_copy((struct rte_ether_addr *)hw->mac.addr,
1613                         &eth_dev->data->mac_addrs[0]);
1614
1615         return 0;
1616 }
1617
1618 static int
1619 i40evf_dev_uninit(struct rte_eth_dev *eth_dev)
1620 {
1621         PMD_INIT_FUNC_TRACE();
1622
1623         if (rte_eal_process_type() != RTE_PROC_PRIMARY)
1624                 return -EPERM;
1625
1626         if (i40evf_uninit_vf(eth_dev) != 0) {
1627                 PMD_INIT_LOG(ERR, "i40evf_uninit_vf failed");
1628                 return -1;
1629         }
1630
1631         return 0;
1632 }
1633
1634 static int eth_i40evf_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,
1635         struct rte_pci_device *pci_dev)
1636 {
1637         return rte_eth_dev_pci_generic_probe(pci_dev,
1638                 sizeof(struct i40e_adapter), i40evf_dev_init);
1639 }
1640
1641 static int eth_i40evf_pci_remove(struct rte_pci_device *pci_dev)
1642 {
1643         return rte_eth_dev_pci_generic_remove(pci_dev, i40evf_dev_uninit);
1644 }
1645
1646 /*
1647  * virtual function driver struct
1648  */
1649 static struct rte_pci_driver rte_i40evf_pmd = {
1650         .id_table = pci_id_i40evf_map,
1651         .drv_flags = RTE_PCI_DRV_NEED_MAPPING | RTE_PCI_DRV_INTR_LSC,
1652         .probe = eth_i40evf_pci_probe,
1653         .remove = eth_i40evf_pci_remove,
1654 };
1655
1656 RTE_PMD_REGISTER_PCI(net_i40e_vf, rte_i40evf_pmd);
1657 RTE_PMD_REGISTER_PCI_TABLE(net_i40e_vf, pci_id_i40evf_map);
1658 RTE_PMD_REGISTER_KMOD_DEP(net_i40e_vf, "* igb_uio | vfio-pci");
1659
1660 static int
1661 i40evf_dev_configure(struct rte_eth_dev *dev)
1662 {
1663         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1664         struct i40e_adapter *ad =
1665                 I40E_DEV_PRIVATE_TO_ADAPTER(dev->data->dev_private);
1666         uint16_t num_queue_pairs = RTE_MAX(dev->data->nb_rx_queues,
1667                                 dev->data->nb_tx_queues);
1668
1669         /* Initialize to TRUE. If any of Rx queues doesn't meet the bulk
1670          * allocation or vector Rx preconditions we will reset it.
1671          */
1672         ad->rx_bulk_alloc_allowed = true;
1673         ad->rx_vec_allowed = true;
1674         ad->tx_simple_allowed = true;
1675         ad->tx_vec_allowed = true;
1676
1677         dev->data->dev_conf.intr_conf.lsc =
1678                 !!(dev->data->dev_flags & RTE_ETH_DEV_INTR_LSC);
1679
1680         if (num_queue_pairs > vf->vsi_res->num_queue_pairs) {
1681                 struct i40e_hw *hw;
1682                 int ret;
1683
1684                 if (rte_eal_process_type() != RTE_PROC_PRIMARY) {
1685                         PMD_DRV_LOG(ERR,
1686                                     "For secondary processes, change queue pairs is not supported!");
1687                         return -ENOTSUP;
1688                 }
1689
1690                 hw  = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1691                 if (!hw->adapter_stopped) {
1692                         PMD_DRV_LOG(ERR, "Device must be stopped first!");
1693                         return -EBUSY;
1694                 }
1695
1696                 PMD_DRV_LOG(INFO, "change queue pairs from %u to %u",
1697                             vf->vsi_res->num_queue_pairs, num_queue_pairs);
1698                 ret = i40evf_request_queues(dev, num_queue_pairs);
1699                 if (ret != 0)
1700                         return ret;
1701
1702                 ret = i40evf_dev_reset(dev);
1703                 if (ret != 0)
1704                         return ret;
1705         }
1706
1707         return i40evf_init_vlan(dev);
1708 }
1709
1710 static int
1711 i40evf_init_vlan(struct rte_eth_dev *dev)
1712 {
1713         /* Apply vlan offload setting */
1714         i40evf_vlan_offload_set(dev, ETH_VLAN_STRIP_MASK);
1715
1716         return 0;
1717 }
1718
1719 static int
1720 i40evf_vlan_offload_set(struct rte_eth_dev *dev, int mask)
1721 {
1722         struct rte_eth_conf *dev_conf = &dev->data->dev_conf;
1723         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1724
1725         if (!(vf->vf_res->vf_cap_flags & VIRTCHNL_VF_OFFLOAD_VLAN))
1726                 return -ENOTSUP;
1727
1728         /* Vlan stripping setting */
1729         if (mask & ETH_VLAN_STRIP_MASK) {
1730                 /* Enable or disable VLAN stripping */
1731                 if (dev_conf->rxmode.offloads & DEV_RX_OFFLOAD_VLAN_STRIP)
1732                         i40evf_enable_vlan_strip(dev);
1733                 else
1734                         i40evf_disable_vlan_strip(dev);
1735         }
1736
1737         return 0;
1738 }
1739
1740 static int
1741 i40evf_dev_rx_queue_start(struct rte_eth_dev *dev, uint16_t rx_queue_id)
1742 {
1743         struct i40e_rx_queue *rxq;
1744         int err;
1745         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1746
1747         PMD_INIT_FUNC_TRACE();
1748
1749         rxq = dev->data->rx_queues[rx_queue_id];
1750
1751         err = i40e_alloc_rx_queue_mbufs(rxq);
1752         if (err) {
1753                 PMD_DRV_LOG(ERR, "Failed to allocate RX queue mbuf");
1754                 return err;
1755         }
1756
1757         rte_wmb();
1758
1759         /* Init the RX tail register. */
1760         I40E_PCI_REG_WRITE(rxq->qrx_tail, rxq->nb_rx_desc - 1);
1761         I40EVF_WRITE_FLUSH(hw);
1762
1763         /* Ready to switch the queue on */
1764         err = i40evf_switch_queue(dev, TRUE, rx_queue_id, TRUE);
1765         if (err) {
1766                 PMD_DRV_LOG(ERR, "Failed to switch RX queue %u on",
1767                             rx_queue_id);
1768                 return err;
1769         }
1770         dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED;
1771
1772         return 0;
1773 }
1774
1775 static int
1776 i40evf_dev_rx_queue_stop(struct rte_eth_dev *dev, uint16_t rx_queue_id)
1777 {
1778         struct i40e_rx_queue *rxq;
1779         int err;
1780
1781         rxq = dev->data->rx_queues[rx_queue_id];
1782
1783         err = i40evf_switch_queue(dev, TRUE, rx_queue_id, FALSE);
1784         if (err) {
1785                 PMD_DRV_LOG(ERR, "Failed to switch RX queue %u off",
1786                             rx_queue_id);
1787                 return err;
1788         }
1789
1790         i40e_rx_queue_release_mbufs(rxq);
1791         i40e_reset_rx_queue(rxq);
1792         dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED;
1793
1794         return 0;
1795 }
1796
1797 static int
1798 i40evf_dev_tx_queue_start(struct rte_eth_dev *dev, uint16_t tx_queue_id)
1799 {
1800         int err;
1801
1802         PMD_INIT_FUNC_TRACE();
1803
1804         /* Ready to switch the queue on */
1805         err = i40evf_switch_queue(dev, FALSE, tx_queue_id, TRUE);
1806         if (err) {
1807                 PMD_DRV_LOG(ERR, "Failed to switch TX queue %u on",
1808                             tx_queue_id);
1809                 return err;
1810         }
1811         dev->data->tx_queue_state[tx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED;
1812
1813         return 0;
1814 }
1815
1816 static int
1817 i40evf_dev_tx_queue_stop(struct rte_eth_dev *dev, uint16_t tx_queue_id)
1818 {
1819         struct i40e_tx_queue *txq;
1820         int err;
1821
1822         txq = dev->data->tx_queues[tx_queue_id];
1823
1824         err = i40evf_switch_queue(dev, FALSE, tx_queue_id, FALSE);
1825         if (err) {
1826                 PMD_DRV_LOG(ERR, "Failed to switch TX queue %u off",
1827                             tx_queue_id);
1828                 return err;
1829         }
1830
1831         i40e_tx_queue_release_mbufs(txq);
1832         i40e_reset_tx_queue(txq);
1833         dev->data->tx_queue_state[tx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED;
1834
1835         return 0;
1836 }
1837
1838 static int
1839 i40evf_vlan_filter_set(struct rte_eth_dev *dev, uint16_t vlan_id, int on)
1840 {
1841         int ret;
1842
1843         if (on)
1844                 ret = i40evf_add_vlan(dev, vlan_id);
1845         else
1846                 ret = i40evf_del_vlan(dev,vlan_id);
1847
1848         return ret;
1849 }
1850
1851 static int
1852 i40evf_rxq_init(struct rte_eth_dev *dev, struct i40e_rx_queue *rxq)
1853 {
1854         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1855         struct rte_eth_dev_data *dev_data = dev->data;
1856         struct rte_pktmbuf_pool_private *mbp_priv;
1857         uint16_t buf_size, len;
1858
1859         rxq->qrx_tail = hw->hw_addr + I40E_QRX_TAIL1(rxq->queue_id);
1860         I40E_PCI_REG_WRITE(rxq->qrx_tail, rxq->nb_rx_desc - 1);
1861         I40EVF_WRITE_FLUSH(hw);
1862
1863         /* Calculate the maximum packet length allowed */
1864         mbp_priv = rte_mempool_get_priv(rxq->mp);
1865         buf_size = (uint16_t)(mbp_priv->mbuf_data_room_size -
1866                                         RTE_PKTMBUF_HEADROOM);
1867         rxq->hs_mode = i40e_header_split_none;
1868         rxq->rx_hdr_len = 0;
1869         rxq->rx_buf_len = RTE_ALIGN(buf_size, (1 << I40E_RXQ_CTX_DBUFF_SHIFT));
1870         len = rxq->rx_buf_len * I40E_MAX_CHAINED_RX_BUFFERS;
1871         rxq->max_pkt_len = RTE_MIN(len,
1872                 dev_data->dev_conf.rxmode.max_rx_pkt_len);
1873
1874         /**
1875          * Check if the jumbo frame and maximum packet length are set correctly
1876          */
1877         if (dev_data->dev_conf.rxmode.offloads & DEV_RX_OFFLOAD_JUMBO_FRAME) {
1878                 if (rxq->max_pkt_len <= RTE_ETHER_MAX_LEN ||
1879                     rxq->max_pkt_len > I40E_FRAME_SIZE_MAX) {
1880                         PMD_DRV_LOG(ERR, "maximum packet length must be "
1881                                 "larger than %u and smaller than %u, as jumbo "
1882                                 "frame is enabled", (uint32_t)RTE_ETHER_MAX_LEN,
1883                                         (uint32_t)I40E_FRAME_SIZE_MAX);
1884                         return I40E_ERR_CONFIG;
1885                 }
1886         } else {
1887                 if (rxq->max_pkt_len < RTE_ETHER_MIN_LEN ||
1888                     rxq->max_pkt_len > RTE_ETHER_MAX_LEN) {
1889                         PMD_DRV_LOG(ERR, "maximum packet length must be "
1890                                 "larger than %u and smaller than %u, as jumbo "
1891                                 "frame is disabled",
1892                                 (uint32_t)RTE_ETHER_MIN_LEN,
1893                                 (uint32_t)RTE_ETHER_MAX_LEN);
1894                         return I40E_ERR_CONFIG;
1895                 }
1896         }
1897
1898         if ((dev_data->dev_conf.rxmode.offloads & DEV_RX_OFFLOAD_SCATTER) ||
1899             rxq->max_pkt_len > buf_size)
1900                 dev_data->scattered_rx = 1;
1901
1902         return 0;
1903 }
1904
1905 static int
1906 i40evf_rx_init(struct rte_eth_dev *dev)
1907 {
1908         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
1909         uint16_t i;
1910         int ret = I40E_SUCCESS;
1911         struct i40e_rx_queue **rxq =
1912                 (struct i40e_rx_queue **)dev->data->rx_queues;
1913
1914         i40evf_config_rss(vf);
1915         for (i = 0; i < dev->data->nb_rx_queues; i++) {
1916                 if (!rxq[i] || !rxq[i]->q_set)
1917                         continue;
1918                 ret = i40evf_rxq_init(dev, rxq[i]);
1919                 if (ret != I40E_SUCCESS)
1920                         break;
1921         }
1922         if (ret == I40E_SUCCESS)
1923                 i40e_set_rx_function(dev);
1924
1925         return ret;
1926 }
1927
1928 static void
1929 i40evf_tx_init(struct rte_eth_dev *dev)
1930 {
1931         uint16_t i;
1932         struct i40e_tx_queue **txq =
1933                 (struct i40e_tx_queue **)dev->data->tx_queues;
1934         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1935
1936         for (i = 0; i < dev->data->nb_tx_queues; i++)
1937                 txq[i]->qtx_tail = hw->hw_addr + I40E_QTX_TAIL1(i);
1938
1939         i40e_set_tx_function(dev);
1940 }
1941
1942 static inline void
1943 i40evf_enable_queues_intr(struct rte_eth_dev *dev)
1944 {
1945         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1946         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
1947         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1948
1949         if (!rte_intr_allow_others(intr_handle)) {
1950                 I40E_WRITE_REG(hw,
1951                                I40E_VFINT_DYN_CTL01,
1952                                I40E_VFINT_DYN_CTL01_INTENA_MASK |
1953                                I40E_VFINT_DYN_CTL01_CLEARPBA_MASK |
1954                                I40E_VFINT_DYN_CTL01_ITR_INDX_MASK);
1955                 I40EVF_WRITE_FLUSH(hw);
1956                 return;
1957         }
1958
1959         I40EVF_WRITE_FLUSH(hw);
1960 }
1961
1962 static inline void
1963 i40evf_disable_queues_intr(struct rte_eth_dev *dev)
1964 {
1965         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1966         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
1967         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1968
1969         if (!rte_intr_allow_others(intr_handle)) {
1970                 I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01,
1971                                I40E_VFINT_DYN_CTL01_ITR_INDX_MASK);
1972                 I40EVF_WRITE_FLUSH(hw);
1973                 return;
1974         }
1975
1976         I40EVF_WRITE_FLUSH(hw);
1977 }
1978
1979 static int
1980 i40evf_dev_rx_queue_intr_enable(struct rte_eth_dev *dev, uint16_t queue_id)
1981 {
1982         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
1983         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
1984         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
1985         uint16_t interval =
1986                 i40e_calc_itr_interval(0, 0);
1987         uint16_t msix_intr;
1988
1989         msix_intr = intr_handle->intr_vec[queue_id];
1990         if (msix_intr == I40E_MISC_VEC_ID)
1991                 I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01,
1992                                I40E_VFINT_DYN_CTL01_INTENA_MASK |
1993                                I40E_VFINT_DYN_CTL01_CLEARPBA_MASK |
1994                                (0 << I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT) |
1995                                (interval <<
1996                                 I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT));
1997         else
1998                 I40E_WRITE_REG(hw,
1999                                I40E_VFINT_DYN_CTLN1(msix_intr -
2000                                                     I40E_RX_VEC_START),
2001                                I40E_VFINT_DYN_CTLN1_INTENA_MASK |
2002                                I40E_VFINT_DYN_CTLN1_CLEARPBA_MASK |
2003                                (0 << I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT) |
2004                                (interval <<
2005                                 I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT));
2006
2007         I40EVF_WRITE_FLUSH(hw);
2008
2009         return 0;
2010 }
2011
2012 static int
2013 i40evf_dev_rx_queue_intr_disable(struct rte_eth_dev *dev, uint16_t queue_id)
2014 {
2015         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2016         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2017         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2018         uint16_t msix_intr;
2019
2020         msix_intr = intr_handle->intr_vec[queue_id];
2021         if (msix_intr == I40E_MISC_VEC_ID)
2022                 I40E_WRITE_REG(hw, I40E_VFINT_DYN_CTL01, 0);
2023         else
2024                 I40E_WRITE_REG(hw,
2025                                I40E_VFINT_DYN_CTLN1(msix_intr -
2026                                                     I40E_RX_VEC_START),
2027                                0);
2028
2029         I40EVF_WRITE_FLUSH(hw);
2030
2031         return 0;
2032 }
2033
2034 static void
2035 i40evf_add_del_all_mac_addr(struct rte_eth_dev *dev, bool add)
2036 {
2037         struct virtchnl_ether_addr_list *list;
2038         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2039         int err, i, j;
2040         int next_begin = 0;
2041         int begin = 0;
2042         uint32_t len;
2043         struct rte_ether_addr *addr;
2044         struct vf_cmd_info args;
2045
2046         do {
2047                 j = 0;
2048                 len = sizeof(struct virtchnl_ether_addr_list);
2049                 for (i = begin; i < I40E_NUM_MACADDR_MAX; i++, next_begin++) {
2050                         if (rte_is_zero_ether_addr(&dev->data->mac_addrs[i]))
2051                                 continue;
2052                         len += sizeof(struct virtchnl_ether_addr);
2053                         if (len >= I40E_AQ_BUF_SZ) {
2054                                 next_begin = i + 1;
2055                                 break;
2056                         }
2057                 }
2058
2059                 list = rte_zmalloc("i40evf_del_mac_buffer", len, 0);
2060                 if (!list) {
2061                         PMD_DRV_LOG(ERR, "fail to allocate memory");
2062                         return;
2063                 }
2064
2065                 for (i = begin; i < next_begin; i++) {
2066                         addr = &dev->data->mac_addrs[i];
2067                         if (rte_is_zero_ether_addr(addr))
2068                                 continue;
2069                         rte_memcpy(list->list[j].addr, addr->addr_bytes,
2070                                          sizeof(addr->addr_bytes));
2071                         PMD_DRV_LOG(DEBUG, "add/rm mac:%x:%x:%x:%x:%x:%x",
2072                                     addr->addr_bytes[0], addr->addr_bytes[1],
2073                                     addr->addr_bytes[2], addr->addr_bytes[3],
2074                                     addr->addr_bytes[4], addr->addr_bytes[5]);
2075                         j++;
2076                 }
2077                 list->vsi_id = vf->vsi_res->vsi_id;
2078                 list->num_elements = j;
2079                 args.ops = add ? VIRTCHNL_OP_ADD_ETH_ADDR :
2080                            VIRTCHNL_OP_DEL_ETH_ADDR;
2081                 args.in_args = (uint8_t *)list;
2082                 args.in_args_size = len;
2083                 args.out_buffer = vf->aq_resp;
2084                 args.out_size = I40E_AQ_BUF_SZ;
2085                 err = i40evf_execute_vf_cmd(dev, &args);
2086                 if (err) {
2087                         PMD_DRV_LOG(ERR, "fail to execute command %s",
2088                                     add ? "OP_ADD_ETHER_ADDRESS" :
2089                                     "OP_DEL_ETHER_ADDRESS");
2090                 } else {
2091                         if (add)
2092                                 vf->vsi.mac_num++;
2093                         else
2094                                 vf->vsi.mac_num--;
2095                 }
2096                 rte_free(list);
2097                 begin = next_begin;
2098         } while (begin < I40E_NUM_MACADDR_MAX);
2099 }
2100
2101 static int
2102 i40evf_dev_start(struct rte_eth_dev *dev)
2103 {
2104         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2105         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2106         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2107         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2108         uint32_t intr_vector = 0;
2109
2110         PMD_INIT_FUNC_TRACE();
2111
2112         hw->adapter_stopped = 0;
2113
2114         vf->max_pkt_len = dev->data->dev_conf.rxmode.max_rx_pkt_len;
2115         vf->num_queue_pairs = RTE_MAX(dev->data->nb_rx_queues,
2116                                         dev->data->nb_tx_queues);
2117
2118         /* check and configure queue intr-vector mapping */
2119         if (rte_intr_cap_multiple(intr_handle) &&
2120             dev->data->dev_conf.intr_conf.rxq) {
2121                 intr_vector = dev->data->nb_rx_queues;
2122                 if (rte_intr_efd_enable(intr_handle, intr_vector))
2123                         return -1;
2124         }
2125
2126         if (rte_intr_dp_is_en(intr_handle) && !intr_handle->intr_vec) {
2127                 intr_handle->intr_vec =
2128                         rte_zmalloc("intr_vec",
2129                                     dev->data->nb_rx_queues * sizeof(int), 0);
2130                 if (!intr_handle->intr_vec) {
2131                         PMD_INIT_LOG(ERR, "Failed to allocate %d rx_queues"
2132                                      " intr_vec", dev->data->nb_rx_queues);
2133                         return -ENOMEM;
2134                 }
2135         }
2136
2137         if (i40evf_rx_init(dev) != 0){
2138                 PMD_DRV_LOG(ERR, "failed to do RX init");
2139                 return -1;
2140         }
2141
2142         i40evf_tx_init(dev);
2143
2144         if (i40evf_configure_vsi_queues(dev) != 0) {
2145                 PMD_DRV_LOG(ERR, "configure queues failed");
2146                 goto err_queue;
2147         }
2148         if (i40evf_config_irq_map(dev)) {
2149                 PMD_DRV_LOG(ERR, "config_irq_map failed");
2150                 goto err_queue;
2151         }
2152
2153         /* Set all mac addrs */
2154         i40evf_add_del_all_mac_addr(dev, TRUE);
2155         /* Set all multicast addresses */
2156         i40evf_add_del_mc_addr_list(dev, vf->mc_addrs, vf->mc_addrs_num,
2157                                 TRUE);
2158
2159         if (i40evf_start_queues(dev) != 0) {
2160                 PMD_DRV_LOG(ERR, "enable queues failed");
2161                 goto err_mac;
2162         }
2163
2164         /* only enable interrupt in rx interrupt mode */
2165         if (dev->data->dev_conf.intr_conf.rxq != 0)
2166                 rte_intr_enable(intr_handle);
2167
2168         i40evf_enable_queues_intr(dev);
2169
2170         return 0;
2171
2172 err_mac:
2173         i40evf_add_del_all_mac_addr(dev, FALSE);
2174         i40evf_add_del_mc_addr_list(dev, vf->mc_addrs, vf->mc_addrs_num,
2175                                 FALSE);
2176 err_queue:
2177         return -1;
2178 }
2179
2180 static int
2181 i40evf_dev_stop(struct rte_eth_dev *dev)
2182 {
2183         struct rte_pci_device *pci_dev = RTE_ETH_DEV_TO_PCI(dev);
2184         struct rte_intr_handle *intr_handle = &pci_dev->intr_handle;
2185         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2186         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2187
2188         PMD_INIT_FUNC_TRACE();
2189
2190         if (dev->data->dev_conf.intr_conf.rxq != 0)
2191                 rte_intr_disable(intr_handle);
2192
2193         if (hw->adapter_stopped == 1)
2194                 return 0;
2195         i40evf_stop_queues(dev);
2196         i40evf_disable_queues_intr(dev);
2197         i40e_dev_clear_queues(dev);
2198
2199         /* Clean datapath event and queue/vec mapping */
2200         rte_intr_efd_disable(intr_handle);
2201         if (intr_handle->intr_vec) {
2202                 rte_free(intr_handle->intr_vec);
2203                 intr_handle->intr_vec = NULL;
2204         }
2205         /* remove all mac addrs */
2206         i40evf_add_del_all_mac_addr(dev, FALSE);
2207         /* remove all multicast addresses */
2208         i40evf_add_del_mc_addr_list(dev, vf->mc_addrs, vf->mc_addrs_num,
2209                                 FALSE);
2210         hw->adapter_stopped = 1;
2211         dev->data->dev_started = 0;
2212
2213         return 0;
2214 }
2215
2216 static int
2217 i40evf_dev_link_update(struct rte_eth_dev *dev,
2218                        __rte_unused int wait_to_complete)
2219 {
2220         struct rte_eth_link new_link;
2221         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2222         /*
2223          * DPDK pf host provide interfacet to acquire link status
2224          * while Linux driver does not
2225          */
2226
2227         memset(&new_link, 0, sizeof(new_link));
2228         /* Linux driver PF host */
2229         switch (vf->link_speed) {
2230         case I40E_LINK_SPEED_100MB:
2231                 new_link.link_speed = ETH_SPEED_NUM_100M;
2232                 break;
2233         case I40E_LINK_SPEED_1GB:
2234                 new_link.link_speed = ETH_SPEED_NUM_1G;
2235                 break;
2236         case I40E_LINK_SPEED_10GB:
2237                 new_link.link_speed = ETH_SPEED_NUM_10G;
2238                 break;
2239         case I40E_LINK_SPEED_20GB:
2240                 new_link.link_speed = ETH_SPEED_NUM_20G;
2241                 break;
2242         case I40E_LINK_SPEED_25GB:
2243                 new_link.link_speed = ETH_SPEED_NUM_25G;
2244                 break;
2245         case I40E_LINK_SPEED_40GB:
2246                 new_link.link_speed = ETH_SPEED_NUM_40G;
2247                 break;
2248         default:
2249                 if (vf->link_up)
2250                         new_link.link_speed = ETH_SPEED_NUM_UNKNOWN;
2251                 else
2252                         new_link.link_speed = ETH_SPEED_NUM_NONE;
2253                 break;
2254         }
2255         /* full duplex only */
2256         new_link.link_duplex = ETH_LINK_FULL_DUPLEX;
2257         new_link.link_status = vf->link_up ? ETH_LINK_UP : ETH_LINK_DOWN;
2258         new_link.link_autoneg =
2259                 !(dev->data->dev_conf.link_speeds & ETH_LINK_SPEED_FIXED);
2260
2261         return rte_eth_linkstatus_set(dev, &new_link);
2262 }
2263
2264 static int
2265 i40evf_dev_promiscuous_enable(struct rte_eth_dev *dev)
2266 {
2267         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2268
2269         return i40evf_config_promisc(dev, true, vf->promisc_multicast_enabled);
2270 }
2271
2272 static int
2273 i40evf_dev_promiscuous_disable(struct rte_eth_dev *dev)
2274 {
2275         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2276
2277         return i40evf_config_promisc(dev, false, vf->promisc_multicast_enabled);
2278 }
2279
2280 static int
2281 i40evf_dev_allmulticast_enable(struct rte_eth_dev *dev)
2282 {
2283         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2284
2285         return i40evf_config_promisc(dev, vf->promisc_unicast_enabled, true);
2286 }
2287
2288 static int
2289 i40evf_dev_allmulticast_disable(struct rte_eth_dev *dev)
2290 {
2291         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2292
2293         return i40evf_config_promisc(dev, vf->promisc_unicast_enabled, false);
2294 }
2295
2296 static int
2297 i40evf_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)
2298 {
2299         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2300
2301         dev_info->max_rx_queues = I40E_MAX_QP_NUM_PER_VF;
2302         dev_info->max_tx_queues = I40E_MAX_QP_NUM_PER_VF;
2303         dev_info->min_rx_bufsize = I40E_BUF_SIZE_MIN;
2304         dev_info->max_rx_pktlen = I40E_FRAME_SIZE_MAX;
2305         dev_info->max_mtu = dev_info->max_rx_pktlen - I40E_ETH_OVERHEAD;
2306         dev_info->min_mtu = RTE_ETHER_MIN_MTU;
2307         dev_info->hash_key_size = (I40E_VFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t);
2308         dev_info->reta_size = ETH_RSS_RETA_SIZE_64;
2309         dev_info->flow_type_rss_offloads = vf->adapter->flow_types_mask;
2310         dev_info->max_mac_addrs = I40E_NUM_MACADDR_MAX;
2311         dev_info->rx_queue_offload_capa = 0;
2312         dev_info->rx_offload_capa =
2313                 DEV_RX_OFFLOAD_VLAN_STRIP |
2314                 DEV_RX_OFFLOAD_QINQ_STRIP |
2315                 DEV_RX_OFFLOAD_IPV4_CKSUM |
2316                 DEV_RX_OFFLOAD_UDP_CKSUM |
2317                 DEV_RX_OFFLOAD_TCP_CKSUM |
2318                 DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM |
2319                 DEV_RX_OFFLOAD_SCATTER |
2320                 DEV_RX_OFFLOAD_JUMBO_FRAME |
2321                 DEV_RX_OFFLOAD_VLAN_FILTER;
2322
2323         dev_info->tx_queue_offload_capa = 0;
2324         dev_info->tx_offload_capa =
2325                 DEV_TX_OFFLOAD_VLAN_INSERT |
2326                 DEV_TX_OFFLOAD_QINQ_INSERT |
2327                 DEV_TX_OFFLOAD_IPV4_CKSUM |
2328                 DEV_TX_OFFLOAD_UDP_CKSUM |
2329                 DEV_TX_OFFLOAD_TCP_CKSUM |
2330                 DEV_TX_OFFLOAD_SCTP_CKSUM |
2331                 DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM |
2332                 DEV_TX_OFFLOAD_TCP_TSO |
2333                 DEV_TX_OFFLOAD_VXLAN_TNL_TSO |
2334                 DEV_TX_OFFLOAD_GRE_TNL_TSO |
2335                 DEV_TX_OFFLOAD_IPIP_TNL_TSO |
2336                 DEV_TX_OFFLOAD_GENEVE_TNL_TSO |
2337                 DEV_TX_OFFLOAD_MULTI_SEGS;
2338
2339         dev_info->default_rxconf = (struct rte_eth_rxconf) {
2340                 .rx_thresh = {
2341                         .pthresh = I40E_DEFAULT_RX_PTHRESH,
2342                         .hthresh = I40E_DEFAULT_RX_HTHRESH,
2343                         .wthresh = I40E_DEFAULT_RX_WTHRESH,
2344                 },
2345                 .rx_free_thresh = I40E_DEFAULT_RX_FREE_THRESH,
2346                 .rx_drop_en = 0,
2347                 .offloads = 0,
2348         };
2349
2350         dev_info->default_txconf = (struct rte_eth_txconf) {
2351                 .tx_thresh = {
2352                         .pthresh = I40E_DEFAULT_TX_PTHRESH,
2353                         .hthresh = I40E_DEFAULT_TX_HTHRESH,
2354                         .wthresh = I40E_DEFAULT_TX_WTHRESH,
2355                 },
2356                 .tx_free_thresh = I40E_DEFAULT_TX_FREE_THRESH,
2357                 .tx_rs_thresh = I40E_DEFAULT_TX_RSBIT_THRESH,
2358                 .offloads = 0,
2359         };
2360
2361         dev_info->rx_desc_lim = (struct rte_eth_desc_lim) {
2362                 .nb_max = I40E_MAX_RING_DESC,
2363                 .nb_min = I40E_MIN_RING_DESC,
2364                 .nb_align = I40E_ALIGN_RING_DESC,
2365         };
2366
2367         dev_info->tx_desc_lim = (struct rte_eth_desc_lim) {
2368                 .nb_max = I40E_MAX_RING_DESC,
2369                 .nb_min = I40E_MIN_RING_DESC,
2370                 .nb_align = I40E_ALIGN_RING_DESC,
2371         };
2372
2373         return 0;
2374 }
2375
2376 static int
2377 i40evf_dev_stats_get(struct rte_eth_dev *dev, struct rte_eth_stats *stats)
2378 {
2379         int ret;
2380         struct i40e_eth_stats *pstats = NULL;
2381         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2382         struct i40e_vsi *vsi = &vf->vsi;
2383
2384         ret = i40evf_query_stats(dev, &pstats);
2385         if (ret == 0) {
2386                 i40evf_update_stats(vsi, pstats);
2387
2388                 stats->ipackets = pstats->rx_unicast + pstats->rx_multicast +
2389                                                 pstats->rx_broadcast;
2390                 stats->opackets = pstats->tx_broadcast + pstats->tx_multicast +
2391                                                 pstats->tx_unicast;
2392                 stats->imissed = pstats->rx_discards;
2393                 stats->oerrors = pstats->tx_errors + pstats->tx_discards;
2394                 stats->ibytes = pstats->rx_bytes;
2395                 stats->obytes = pstats->tx_bytes;
2396         } else {
2397                 PMD_DRV_LOG(ERR, "Get statistics failed");
2398         }
2399         return ret;
2400 }
2401
2402 static int
2403 i40evf_dev_close(struct rte_eth_dev *dev)
2404 {
2405         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2406         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2407         int ret;
2408
2409         if (rte_eal_process_type() != RTE_PROC_PRIMARY)
2410                 return 0;
2411
2412         ret = i40evf_dev_stop(dev);
2413
2414         i40e_dev_free_queues(dev);
2415         /*
2416          * disable promiscuous mode before reset vf
2417          * it is a workaround solution when work with kernel driver
2418          * and it is not the normal way
2419          */
2420         if (vf->promisc_unicast_enabled || vf->promisc_multicast_enabled)
2421                 i40evf_config_promisc(dev, false, false);
2422
2423         rte_eal_alarm_cancel(i40evf_dev_alarm_handler, dev);
2424
2425         i40evf_reset_vf(dev);
2426         i40e_shutdown_adminq(hw);
2427         i40evf_disable_irq0(hw);
2428
2429         rte_free(vf->vf_res);
2430         vf->vf_res = NULL;
2431         rte_free(vf->aq_resp);
2432         vf->aq_resp = NULL;
2433
2434         hw->adapter_closed = 1;
2435         return ret;
2436 }
2437
2438 /*
2439  * Reset VF device only to re-initialize resources in PMD layer
2440  */
2441 static int
2442 i40evf_dev_reset(struct rte_eth_dev *dev)
2443 {
2444         int ret;
2445
2446         ret = i40evf_dev_uninit(dev);
2447         if (ret)
2448                 return ret;
2449
2450         ret = i40evf_dev_init(dev);
2451
2452         return ret;
2453 }
2454
2455 static int
2456 i40evf_get_rss_lut(struct i40e_vsi *vsi, uint8_t *lut, uint16_t lut_size)
2457 {
2458         struct i40e_vf *vf = I40E_VSI_TO_VF(vsi);
2459         struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2460         int ret;
2461
2462         if (!lut)
2463                 return -EINVAL;
2464
2465         if (vf->flags & I40E_FLAG_RSS_AQ_CAPABLE) {
2466                 ret = i40e_aq_get_rss_lut(hw, vsi->vsi_id, FALSE,
2467                                           lut, lut_size);
2468                 if (ret) {
2469                         PMD_DRV_LOG(ERR, "Failed to get RSS lookup table");
2470                         return ret;
2471                 }
2472         } else {
2473                 uint32_t *lut_dw = (uint32_t *)lut;
2474                 uint16_t i, lut_size_dw = lut_size / 4;
2475
2476                 for (i = 0; i < lut_size_dw; i++)
2477                         lut_dw[i] = I40E_READ_REG(hw, I40E_VFQF_HLUT(i));
2478         }
2479
2480         return 0;
2481 }
2482
2483 static int
2484 i40evf_set_rss_lut(struct i40e_vsi *vsi, uint8_t *lut, uint16_t lut_size)
2485 {
2486         struct i40e_vf *vf;
2487         struct i40e_hw *hw;
2488         int ret;
2489
2490         if (!vsi || !lut)
2491                 return -EINVAL;
2492
2493         vf = I40E_VSI_TO_VF(vsi);
2494         hw = I40E_VSI_TO_HW(vsi);
2495
2496         if (vf->flags & I40E_FLAG_RSS_AQ_CAPABLE) {
2497                 ret = i40e_aq_set_rss_lut(hw, vsi->vsi_id, FALSE,
2498                                           lut, lut_size);
2499                 if (ret) {
2500                         PMD_DRV_LOG(ERR, "Failed to set RSS lookup table");
2501                         return ret;
2502                 }
2503         } else {
2504                 uint32_t *lut_dw = (uint32_t *)lut;
2505                 uint16_t i, lut_size_dw = lut_size / 4;
2506
2507                 for (i = 0; i < lut_size_dw; i++)
2508                         I40E_WRITE_REG(hw, I40E_VFQF_HLUT(i), lut_dw[i]);
2509                 I40EVF_WRITE_FLUSH(hw);
2510         }
2511
2512         return 0;
2513 }
2514
2515 static int
2516 i40evf_dev_rss_reta_update(struct rte_eth_dev *dev,
2517                            struct rte_eth_rss_reta_entry64 *reta_conf,
2518                            uint16_t reta_size)
2519 {
2520         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2521         uint8_t *lut;
2522         uint16_t i, idx, shift;
2523         int ret;
2524
2525         if (reta_size != ETH_RSS_RETA_SIZE_64) {
2526                 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
2527                         "(%d) doesn't match the number of hardware can "
2528                         "support (%d)", reta_size, ETH_RSS_RETA_SIZE_64);
2529                 return -EINVAL;
2530         }
2531
2532         lut = rte_zmalloc("i40e_rss_lut", reta_size, 0);
2533         if (!lut) {
2534                 PMD_DRV_LOG(ERR, "No memory can be allocated");
2535                 return -ENOMEM;
2536         }
2537         ret = i40evf_get_rss_lut(&vf->vsi, lut, reta_size);
2538         if (ret)
2539                 goto out;
2540         for (i = 0; i < reta_size; i++) {
2541                 idx = i / RTE_RETA_GROUP_SIZE;
2542                 shift = i % RTE_RETA_GROUP_SIZE;
2543                 if (reta_conf[idx].mask & (1ULL << shift))
2544                         lut[i] = reta_conf[idx].reta[shift];
2545         }
2546         ret = i40evf_set_rss_lut(&vf->vsi, lut, reta_size);
2547
2548 out:
2549         rte_free(lut);
2550
2551         return ret;
2552 }
2553
2554 static int
2555 i40evf_dev_rss_reta_query(struct rte_eth_dev *dev,
2556                           struct rte_eth_rss_reta_entry64 *reta_conf,
2557                           uint16_t reta_size)
2558 {
2559         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2560         uint16_t i, idx, shift;
2561         uint8_t *lut;
2562         int ret;
2563
2564         if (reta_size != ETH_RSS_RETA_SIZE_64) {
2565                 PMD_DRV_LOG(ERR, "The size of hash lookup table configured "
2566                         "(%d) doesn't match the number of hardware can "
2567                         "support (%d)", reta_size, ETH_RSS_RETA_SIZE_64);
2568                 return -EINVAL;
2569         }
2570
2571         lut = rte_zmalloc("i40e_rss_lut", reta_size, 0);
2572         if (!lut) {
2573                 PMD_DRV_LOG(ERR, "No memory can be allocated");
2574                 return -ENOMEM;
2575         }
2576
2577         ret = i40evf_get_rss_lut(&vf->vsi, lut, reta_size);
2578         if (ret)
2579                 goto out;
2580         for (i = 0; i < reta_size; i++) {
2581                 idx = i / RTE_RETA_GROUP_SIZE;
2582                 shift = i % RTE_RETA_GROUP_SIZE;
2583                 if (reta_conf[idx].mask & (1ULL << shift))
2584                         reta_conf[idx].reta[shift] = lut[i];
2585         }
2586
2587 out:
2588         rte_free(lut);
2589
2590         return ret;
2591 }
2592
2593 static int
2594 i40evf_set_rss_key(struct i40e_vsi *vsi, uint8_t *key, uint8_t key_len)
2595 {
2596         struct i40e_vf *vf = I40E_VSI_TO_VF(vsi);
2597         struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2598         int ret = 0;
2599
2600         if (!key || key_len == 0) {
2601                 PMD_DRV_LOG(DEBUG, "No key to be configured");
2602                 return 0;
2603         } else if (key_len != (I40E_VFQF_HKEY_MAX_INDEX + 1) *
2604                 sizeof(uint32_t)) {
2605                 PMD_DRV_LOG(ERR, "Invalid key length %u", key_len);
2606                 return -EINVAL;
2607         }
2608
2609         if (vf->flags & I40E_FLAG_RSS_AQ_CAPABLE) {
2610                 struct i40e_aqc_get_set_rss_key_data *key_dw =
2611                         (struct i40e_aqc_get_set_rss_key_data *)key;
2612
2613                 ret = i40e_aq_set_rss_key(hw, vsi->vsi_id, key_dw);
2614                 if (ret)
2615                         PMD_INIT_LOG(ERR, "Failed to configure RSS key "
2616                                      "via AQ");
2617         } else {
2618                 uint32_t *hash_key = (uint32_t *)key;
2619                 uint16_t i;
2620
2621                 for (i = 0; i <= I40E_VFQF_HKEY_MAX_INDEX; i++)
2622                         i40e_write_rx_ctl(hw, I40E_VFQF_HKEY(i), hash_key[i]);
2623                 I40EVF_WRITE_FLUSH(hw);
2624         }
2625
2626         return ret;
2627 }
2628
2629 static int
2630 i40evf_get_rss_key(struct i40e_vsi *vsi, uint8_t *key, uint8_t *key_len)
2631 {
2632         struct i40e_vf *vf = I40E_VSI_TO_VF(vsi);
2633         struct i40e_hw *hw = I40E_VSI_TO_HW(vsi);
2634         int ret;
2635
2636         if (!key || !key_len)
2637                 return -EINVAL;
2638
2639         if (vf->flags & I40E_FLAG_RSS_AQ_CAPABLE) {
2640                 ret = i40e_aq_get_rss_key(hw, vsi->vsi_id,
2641                         (struct i40e_aqc_get_set_rss_key_data *)key);
2642                 if (ret) {
2643                         PMD_INIT_LOG(ERR, "Failed to get RSS key via AQ");
2644                         return ret;
2645                 }
2646         } else {
2647                 uint32_t *key_dw = (uint32_t *)key;
2648                 uint16_t i;
2649
2650                 for (i = 0; i <= I40E_VFQF_HKEY_MAX_INDEX; i++)
2651                         key_dw[i] = i40e_read_rx_ctl(hw, I40E_VFQF_HKEY(i));
2652         }
2653         *key_len = (I40E_VFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t);
2654
2655         return 0;
2656 }
2657
2658 static int
2659 i40evf_hw_rss_hash_set(struct i40e_vf *vf, struct rte_eth_rss_conf *rss_conf)
2660 {
2661         struct i40e_hw *hw = I40E_VF_TO_HW(vf);
2662         uint64_t hena;
2663         int ret;
2664
2665         ret = i40evf_set_rss_key(&vf->vsi, rss_conf->rss_key,
2666                                  rss_conf->rss_key_len);
2667         if (ret)
2668                 return ret;
2669
2670         hena = i40e_config_hena(vf->adapter, rss_conf->rss_hf);
2671         i40e_write_rx_ctl(hw, I40E_VFQF_HENA(0), (uint32_t)hena);
2672         i40e_write_rx_ctl(hw, I40E_VFQF_HENA(1), (uint32_t)(hena >> 32));
2673         I40EVF_WRITE_FLUSH(hw);
2674
2675         return 0;
2676 }
2677
2678 static void
2679 i40evf_disable_rss(struct i40e_vf *vf)
2680 {
2681         struct i40e_hw *hw = I40E_VF_TO_HW(vf);
2682
2683         i40e_write_rx_ctl(hw, I40E_VFQF_HENA(0), 0);
2684         i40e_write_rx_ctl(hw, I40E_VFQF_HENA(1), 0);
2685         I40EVF_WRITE_FLUSH(hw);
2686 }
2687
2688 static int
2689 i40evf_config_rss(struct i40e_vf *vf)
2690 {
2691         struct i40e_hw *hw = I40E_VF_TO_HW(vf);
2692         struct rte_eth_rss_conf rss_conf;
2693         uint32_t i, j, lut = 0, nb_q = (I40E_VFQF_HLUT_MAX_INDEX + 1) * 4;
2694         uint32_t rss_lut_size = (I40E_VFQF_HLUT1_MAX_INDEX + 1) * 4;
2695         uint16_t num;
2696         uint8_t *lut_info;
2697         int ret;
2698
2699         if (vf->dev_data->dev_conf.rxmode.mq_mode != ETH_MQ_RX_RSS) {
2700                 i40evf_disable_rss(vf);
2701                 PMD_DRV_LOG(DEBUG, "RSS not configured");
2702                 return 0;
2703         }
2704
2705         num = RTE_MIN(vf->dev_data->nb_rx_queues, I40E_MAX_QP_NUM_PER_VF);
2706         /* Fill out the look up table */
2707         if (!(vf->flags & I40E_FLAG_RSS_AQ_CAPABLE)) {
2708                 for (i = 0, j = 0; i < nb_q; i++, j++) {
2709                         if (j >= num)
2710                                 j = 0;
2711                         lut = (lut << 8) | j;
2712                         if ((i & 3) == 3)
2713                                 I40E_WRITE_REG(hw, I40E_VFQF_HLUT(i >> 2), lut);
2714                 }
2715         } else {
2716                 lut_info = rte_zmalloc("i40e_rss_lut", rss_lut_size, 0);
2717                 if (!lut_info) {
2718                         PMD_DRV_LOG(ERR, "No memory can be allocated");
2719                         return -ENOMEM;
2720                 }
2721
2722                 for (i = 0; i < rss_lut_size; i++)
2723                         lut_info[i] = i % vf->num_queue_pairs;
2724
2725                 ret = i40evf_set_rss_lut(&vf->vsi, lut_info,
2726                                          rss_lut_size);
2727                 rte_free(lut_info);
2728                 if (ret)
2729                         return ret;
2730         }
2731
2732         rss_conf = vf->dev_data->dev_conf.rx_adv_conf.rss_conf;
2733         if ((rss_conf.rss_hf & vf->adapter->flow_types_mask) == 0) {
2734                 i40evf_disable_rss(vf);
2735                 PMD_DRV_LOG(DEBUG, "No hash flag is set");
2736                 return 0;
2737         }
2738
2739         if (rss_conf.rss_key == NULL || rss_conf.rss_key_len <
2740                 (I40E_VFQF_HKEY_MAX_INDEX + 1) * sizeof(uint32_t)) {
2741                 /* Calculate the default hash key */
2742                 for (i = 0; i <= I40E_VFQF_HKEY_MAX_INDEX; i++)
2743                         rss_key_default[i] = (uint32_t)rte_rand();
2744                 rss_conf.rss_key = (uint8_t *)rss_key_default;
2745                 rss_conf.rss_key_len = (I40E_VFQF_HKEY_MAX_INDEX + 1) *
2746                         sizeof(uint32_t);
2747         }
2748
2749         return i40evf_hw_rss_hash_set(vf, &rss_conf);
2750 }
2751
2752 static int
2753 i40evf_dev_rss_hash_update(struct rte_eth_dev *dev,
2754                            struct rte_eth_rss_conf *rss_conf)
2755 {
2756         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2757         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2758         uint64_t rss_hf = rss_conf->rss_hf & vf->adapter->flow_types_mask;
2759         uint64_t hena;
2760
2761         hena = (uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(0));
2762         hena |= ((uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(1))) << 32;
2763
2764         if (!(hena & vf->adapter->pctypes_mask)) { /* RSS disabled */
2765                 if (rss_hf != 0) /* Enable RSS */
2766                         return -EINVAL;
2767                 return 0;
2768         }
2769
2770         /* RSS enabled */
2771         if (rss_hf == 0) /* Disable RSS */
2772                 return -EINVAL;
2773
2774         return i40evf_hw_rss_hash_set(vf, rss_conf);
2775 }
2776
2777 static int
2778 i40evf_dev_rss_hash_conf_get(struct rte_eth_dev *dev,
2779                              struct rte_eth_rss_conf *rss_conf)
2780 {
2781         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2782         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2783         uint64_t hena;
2784
2785         i40evf_get_rss_key(&vf->vsi, rss_conf->rss_key,
2786                            &rss_conf->rss_key_len);
2787
2788         hena = (uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(0));
2789         hena |= ((uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(1))) << 32;
2790         rss_conf->rss_hf = i40e_parse_hena(vf->adapter, hena);
2791
2792         return 0;
2793 }
2794
2795 static int
2796 i40evf_dev_mtu_set(struct rte_eth_dev *dev, uint16_t mtu)
2797 {
2798         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2799         struct rte_eth_dev_data *dev_data = vf->dev_data;
2800         uint32_t frame_size = mtu + I40E_ETH_OVERHEAD;
2801         int ret = 0;
2802
2803         /* check if mtu is within the allowed range */
2804         if (mtu < RTE_ETHER_MIN_MTU || frame_size > I40E_FRAME_SIZE_MAX)
2805                 return -EINVAL;
2806
2807         /* mtu setting is forbidden if port is start */
2808         if (dev_data->dev_started) {
2809                 PMD_DRV_LOG(ERR, "port %d must be stopped before configuration",
2810                             dev_data->port_id);
2811                 return -EBUSY;
2812         }
2813
2814         if (frame_size > RTE_ETHER_MAX_LEN)
2815                 dev_data->dev_conf.rxmode.offloads |=
2816                         DEV_RX_OFFLOAD_JUMBO_FRAME;
2817         else
2818                 dev_data->dev_conf.rxmode.offloads &=
2819                         ~DEV_RX_OFFLOAD_JUMBO_FRAME;
2820         dev_data->dev_conf.rxmode.max_rx_pkt_len = frame_size;
2821
2822         return ret;
2823 }
2824
2825 static int
2826 i40evf_set_default_mac_addr(struct rte_eth_dev *dev,
2827                             struct rte_ether_addr *mac_addr)
2828 {
2829         struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
2830
2831         if (!rte_is_valid_assigned_ether_addr(mac_addr)) {
2832                 PMD_DRV_LOG(ERR, "Tried to set invalid MAC address.");
2833                 return -EINVAL;
2834         }
2835
2836         i40evf_del_mac_addr_by_addr(dev, (struct rte_ether_addr *)hw->mac.addr);
2837
2838         if (i40evf_add_mac_addr(dev, mac_addr, 0, 0) != 0)
2839                 return -EIO;
2840
2841         rte_ether_addr_copy(mac_addr, (struct rte_ether_addr *)hw->mac.addr);
2842         return 0;
2843 }
2844
2845 static int
2846 i40evf_add_del_mc_addr_list(struct rte_eth_dev *dev,
2847                         struct rte_ether_addr *mc_addrs,
2848                         uint32_t mc_addrs_num, bool add)
2849 {
2850         struct virtchnl_ether_addr_list *list;
2851         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2852         uint8_t cmd_buffer[sizeof(struct virtchnl_ether_addr_list) +
2853                 (I40E_NUM_MACADDR_MAX * sizeof(struct virtchnl_ether_addr))];
2854         uint32_t i;
2855         int err;
2856         struct vf_cmd_info args;
2857
2858         if (mc_addrs == NULL || mc_addrs_num == 0)
2859                 return 0;
2860
2861         if (mc_addrs_num > I40E_NUM_MACADDR_MAX)
2862                 return -EINVAL;
2863
2864         list = (struct virtchnl_ether_addr_list *)cmd_buffer;
2865         list->vsi_id = vf->vsi_res->vsi_id;
2866         list->num_elements = mc_addrs_num;
2867
2868         for (i = 0; i < mc_addrs_num; i++) {
2869                 if (!I40E_IS_MULTICAST(mc_addrs[i].addr_bytes)) {
2870                         PMD_DRV_LOG(ERR, "Invalid mac:%x:%x:%x:%x:%x:%x",
2871                                     mc_addrs[i].addr_bytes[0],
2872                                     mc_addrs[i].addr_bytes[1],
2873                                     mc_addrs[i].addr_bytes[2],
2874                                     mc_addrs[i].addr_bytes[3],
2875                                     mc_addrs[i].addr_bytes[4],
2876                                     mc_addrs[i].addr_bytes[5]);
2877                         return -EINVAL;
2878                 }
2879
2880                 memcpy(list->list[i].addr, mc_addrs[i].addr_bytes,
2881                         sizeof(list->list[i].addr));
2882         }
2883
2884         args.ops = add ? VIRTCHNL_OP_ADD_ETH_ADDR : VIRTCHNL_OP_DEL_ETH_ADDR;
2885         args.in_args = cmd_buffer;
2886         args.in_args_size = sizeof(struct virtchnl_ether_addr_list) +
2887                 i * sizeof(struct virtchnl_ether_addr);
2888         args.out_buffer = vf->aq_resp;
2889         args.out_size = I40E_AQ_BUF_SZ;
2890         err = i40evf_execute_vf_cmd(dev, &args);
2891         if (err) {
2892                 PMD_DRV_LOG(ERR, "fail to execute command %s",
2893                         add ? "OP_ADD_ETH_ADDR" : "OP_DEL_ETH_ADDR");
2894                 return err;
2895         }
2896
2897         return 0;
2898 }
2899
2900 static int
2901 i40evf_set_mc_addr_list(struct rte_eth_dev *dev,
2902                         struct rte_ether_addr *mc_addrs,
2903                         uint32_t mc_addrs_num)
2904 {
2905         struct i40e_vf *vf = I40EVF_DEV_PRIVATE_TO_VF(dev->data->dev_private);
2906         int err;
2907
2908         /* flush previous addresses */
2909         err = i40evf_add_del_mc_addr_list(dev, vf->mc_addrs, vf->mc_addrs_num,
2910                                 FALSE);
2911         if (err)
2912                 return err;
2913
2914         vf->mc_addrs_num = 0;
2915
2916         /* add new ones */
2917         err = i40evf_add_del_mc_addr_list(dev, mc_addrs, mc_addrs_num,
2918                                         TRUE);
2919         if (err)
2920                 return err;
2921
2922         vf->mc_addrs_num = mc_addrs_num;
2923         memcpy(vf->mc_addrs, mc_addrs, mc_addrs_num * sizeof(*mc_addrs));
2924
2925         return 0;
2926 }
2927
2928 bool
2929 is_i40evf_supported(struct rte_eth_dev *dev)
2930 {
2931         return is_device_supported(dev, &rte_i40evf_pmd);
2932 }