4 * Copyright(c) 2010-2015 Intel Corporation. All rights reserved.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34 #include <sys/queue.h>
43 #include <rte_string_fns.h>
45 #include <rte_ether.h>
46 #include <rte_ethdev.h>
47 #include <rte_memzone.h>
48 #include <rte_malloc.h>
49 #include <rte_memcpy.h>
51 #include "i40e_logs.h"
52 #include "base/i40e_prototype.h"
53 #include "base/i40e_adminq_cmd.h"
54 #include "base/i40e_type.h"
55 #include "i40e_ethdev.h"
56 #include "i40e_rxtx.h"
59 #define I40E_CFG_CRCSTRIP_DEFAULT 1
62 i40e_pf_host_switch_queues(struct i40e_pf_vf *vf,
63 struct i40e_virtchnl_queue_select *qsel,
67 * Bind PF queues with VSI and VF.
70 i40e_pf_vf_queues_mapping(struct i40e_pf_vf *vf)
73 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
74 uint16_t vsi_id = vf->vsi->vsi_id;
75 uint16_t vf_id = vf->vf_idx;
76 uint16_t nb_qps = vf->vsi->nb_qps;
77 uint16_t qbase = vf->vsi->base_queue;
82 * VF should use scatter range queues. So, it needn't
83 * to set QBASE in this register.
85 I40E_WRITE_REG(hw, I40E_VSILAN_QBASE(vsi_id),
86 I40E_VSILAN_QBASE_VSIQTABLE_ENA_MASK);
88 /* Set to enable VFLAN_QTABLE[] registers valid */
89 I40E_WRITE_REG(hw, I40E_VPLAN_MAPENA(vf_id),
90 I40E_VPLAN_MAPENA_TXRX_ENA_MASK);
92 /* map PF queues to VF */
93 for (i = 0; i < nb_qps; i++) {
94 val = ((qbase + i) & I40E_VPLAN_QTABLE_QINDEX_MASK);
95 I40E_WRITE_REG(hw, I40E_VPLAN_QTABLE(i, vf_id), val);
98 /* map PF queues to VSI */
99 for (i = 0; i < I40E_MAX_QP_NUM_PER_VF / 2; i++) {
100 if (2 * i > nb_qps - 1)
101 q1 = I40E_VSILAN_QTABLE_QINDEX_0_MASK;
105 if (2 * i + 1 > nb_qps - 1)
106 q2 = I40E_VSILAN_QTABLE_QINDEX_0_MASK;
108 q2 = qbase + 2 * i + 1;
110 val = (q2 << I40E_VSILAN_QTABLE_QINDEX_1_SHIFT) + q1;
111 I40E_WRITE_REG(hw, I40E_VSILAN_QTABLE(i, vsi_id), val);
113 I40E_WRITE_FLUSH(hw);
120 * Proceed VF reset operation.
123 i40e_pf_host_vf_reset(struct i40e_pf_vf *vf, bool do_hw_reset)
126 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
127 uint16_t vf_id, abs_vf_id, vf_msix_num;
129 struct i40e_virtchnl_queue_select qsel;
135 abs_vf_id = vf_id + hw->func_caps.vf_base_id;
137 /* Notify VF that we are in VFR progress */
138 I40E_WRITE_REG(hw, I40E_VFGEN_RSTAT1(vf_id), I40E_PF_VFR_INPROGRESS);
141 * If require a SW VF reset, a VFLR interrupt will be generated,
142 * this function will be called again. To avoid it,
143 * disable interrupt first.
146 vf->state = I40E_VF_INRESET;
147 val = I40E_READ_REG(hw, I40E_VPGEN_VFRTRIG(vf_id));
148 val |= I40E_VPGEN_VFRTRIG_VFSWR_MASK;
149 I40E_WRITE_REG(hw, I40E_VPGEN_VFRTRIG(vf_id), val);
150 I40E_WRITE_FLUSH(hw);
153 #define VFRESET_MAX_WAIT_CNT 100
154 /* Wait until VF reset is done */
155 for (i = 0; i < VFRESET_MAX_WAIT_CNT; i++) {
157 val = I40E_READ_REG(hw, I40E_VPGEN_VFRSTAT(vf_id));
158 if (val & I40E_VPGEN_VFRSTAT_VFRD_MASK)
162 if (i >= VFRESET_MAX_WAIT_CNT) {
163 PMD_DRV_LOG(ERR, "VF reset timeout");
167 /* This is not first time to do reset, do cleanup job first */
170 memset(&qsel, 0, sizeof(qsel));
171 for (i = 0; i < vf->vsi->nb_qps; i++)
172 qsel.rx_queues |= 1 << i;
173 qsel.tx_queues = qsel.rx_queues;
174 ret = i40e_pf_host_switch_queues(vf, &qsel, false);
175 if (ret != I40E_SUCCESS) {
176 PMD_DRV_LOG(ERR, "Disable VF queues failed");
180 /* Disable VF interrupt setting */
181 vf_msix_num = hw->func_caps.num_msix_vectors_vf;
182 for (i = 0; i < vf_msix_num; i++) {
184 val = I40E_VFINT_DYN_CTL0(vf_id);
186 val = I40E_VFINT_DYN_CTLN(((vf_msix_num - 1) *
188 I40E_WRITE_REG(hw, val, I40E_VFINT_DYN_CTLN_CLEARPBA_MASK);
190 I40E_WRITE_FLUSH(hw);
193 ret = i40e_vsi_release(vf->vsi);
194 if (ret != I40E_SUCCESS) {
195 PMD_DRV_LOG(ERR, "Release VSI failed");
200 #define I40E_VF_PCI_ADDR 0xAA
201 #define I40E_VF_PEND_MASK 0x20
202 /* Check the pending transactions of this VF */
203 /* Use absolute VF id, refer to datasheet for details */
204 I40E_WRITE_REG(hw, I40E_PF_PCI_CIAA, I40E_VF_PCI_ADDR |
205 (abs_vf_id << I40E_PF_PCI_CIAA_VF_NUM_SHIFT));
206 for (i = 0; i < VFRESET_MAX_WAIT_CNT; i++) {
208 val = I40E_READ_REG(hw, I40E_PF_PCI_CIAD);
209 if ((val & I40E_VF_PEND_MASK) == 0)
213 if (i >= VFRESET_MAX_WAIT_CNT) {
214 PMD_DRV_LOG(ERR, "Wait VF PCI transaction end timeout");
218 /* Reset done, Set COMPLETE flag and clear reset bit */
219 I40E_WRITE_REG(hw, I40E_VFGEN_RSTAT1(vf_id), I40E_PF_VFR_COMPLETED);
220 val = I40E_READ_REG(hw, I40E_VPGEN_VFRTRIG(vf_id));
221 val &= ~I40E_VPGEN_VFRTRIG_VFSWR_MASK;
222 I40E_WRITE_REG(hw, I40E_VPGEN_VFRTRIG(vf_id), val);
224 I40E_WRITE_FLUSH(hw);
226 /* Allocate resource again */
227 vf->vsi = i40e_vsi_setup(vf->pf, I40E_VSI_SRIOV,
228 vf->pf->main_vsi, vf->vf_idx);
229 if (vf->vsi == NULL) {
230 PMD_DRV_LOG(ERR, "Add vsi failed");
234 ret = i40e_pf_vf_queues_mapping(vf);
235 if (ret != I40E_SUCCESS) {
236 PMD_DRV_LOG(ERR, "queue mapping error");
237 i40e_vsi_release(vf->vsi);
245 i40e_pf_host_send_msg_to_vf(struct i40e_pf_vf *vf,
251 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
252 uint16_t abs_vf_id = hw->func_caps.vf_base_id + vf->vf_idx;
255 ret = i40e_aq_send_msg_to_vf(hw, abs_vf_id, opcode, retval,
258 PMD_INIT_LOG(ERR, "Fail to send message to VF, err %u",
259 hw->aq.asq_last_status);
266 i40e_pf_host_process_cmd_version(struct i40e_pf_vf *vf)
268 struct i40e_virtchnl_version_info info;
270 info.major = I40E_DPDK_VERSION_MAJOR;
271 info.minor = I40E_DPDK_VERSION_MINOR;
272 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_VERSION,
273 I40E_SUCCESS, (uint8_t *)&info, sizeof(info));
277 i40e_pf_host_process_cmd_reset_vf(struct i40e_pf_vf *vf)
279 i40e_pf_host_vf_reset(vf, 1);
281 /* No feedback will be sent to VF for VFLR */
286 i40e_pf_host_process_cmd_get_vf_resource(struct i40e_pf_vf *vf)
288 struct i40e_virtchnl_vf_resource *vf_res = NULL;
289 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
291 int ret = I40E_SUCCESS;
293 /* only have 1 VSI by default */
294 len = sizeof(struct i40e_virtchnl_vf_resource) +
295 I40E_DEFAULT_VF_VSI_NUM *
296 sizeof(struct i40e_virtchnl_vsi_resource);
298 vf_res = rte_zmalloc("i40e_vf_res", len, 0);
299 if (vf_res == NULL) {
300 PMD_DRV_LOG(ERR, "failed to allocate mem");
301 ret = I40E_ERR_NO_MEMORY;
307 vf_res->vf_offload_flags = I40E_VIRTCHNL_VF_OFFLOAD_L2 |
308 I40E_VIRTCHNL_VF_OFFLOAD_VLAN;
309 vf_res->max_vectors = hw->func_caps.num_msix_vectors_vf;
310 vf_res->num_queue_pairs = vf->vsi->nb_qps;
311 vf_res->num_vsis = I40E_DEFAULT_VF_VSI_NUM;
313 /* Change below setting if PF host can support more VSIs for VF */
314 vf_res->vsi_res[0].vsi_type = I40E_VSI_SRIOV;
315 /* As assume Vf only has single VSI now, always return 0 */
316 vf_res->vsi_res[0].vsi_id = 0;
317 vf_res->vsi_res[0].num_queue_pairs = vf->vsi->nb_qps;
320 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_GET_VF_RESOURCES,
321 ret, (uint8_t *)vf_res, len);
328 i40e_pf_host_hmc_config_rxq(struct i40e_hw *hw,
329 struct i40e_pf_vf *vf,
330 struct i40e_virtchnl_rxq_info *rxq,
333 int err = I40E_SUCCESS;
334 struct i40e_hmc_obj_rxq rx_ctx;
335 uint16_t abs_queue_id = vf->vsi->base_queue + rxq->queue_id;
337 /* Clear the context structure first */
338 memset(&rx_ctx, 0, sizeof(struct i40e_hmc_obj_rxq));
339 rx_ctx.dbuff = rxq->databuffer_size >> I40E_RXQ_CTX_DBUFF_SHIFT;
340 rx_ctx.hbuff = rxq->hdr_size >> I40E_RXQ_CTX_HBUFF_SHIFT;
341 rx_ctx.base = rxq->dma_ring_addr / I40E_QUEUE_BASE_ADDR_UNIT;
342 rx_ctx.qlen = rxq->ring_len;
343 #ifndef RTE_LIBRTE_I40E_16BYTE_RX_DESC
347 if (rxq->splithdr_enabled) {
348 rx_ctx.hsplit_0 = I40E_HEADER_SPLIT_ALL;
349 rx_ctx.dtype = i40e_header_split_enabled;
351 rx_ctx.hsplit_0 = I40E_HEADER_SPLIT_NONE;
352 rx_ctx.dtype = i40e_header_split_none;
354 rx_ctx.rxmax = rxq->max_pkt_size;
355 rx_ctx.tphrdesc_ena = 1;
356 rx_ctx.tphwdesc_ena = 1;
357 rx_ctx.tphdata_ena = 1;
358 rx_ctx.tphhead_ena = 1;
359 rx_ctx.lrxqthresh = 2;
360 rx_ctx.crcstrip = crcstrip;
364 err = i40e_clear_lan_rx_queue_context(hw, abs_queue_id);
365 if (err != I40E_SUCCESS)
367 err = i40e_set_lan_rx_queue_context(hw, abs_queue_id, &rx_ctx);
373 i40e_pf_host_hmc_config_txq(struct i40e_hw *hw,
374 struct i40e_pf_vf *vf,
375 struct i40e_virtchnl_txq_info *txq)
377 int err = I40E_SUCCESS;
378 struct i40e_hmc_obj_txq tx_ctx;
380 uint16_t abs_queue_id = vf->vsi->base_queue + txq->queue_id;
383 /* clear the context structure first */
384 memset(&tx_ctx, 0, sizeof(tx_ctx));
385 tx_ctx.new_context = 1;
386 tx_ctx.base = txq->dma_ring_addr / I40E_QUEUE_BASE_ADDR_UNIT;
387 tx_ctx.qlen = txq->ring_len;
388 tx_ctx.rdylist = rte_le_to_cpu_16(vf->vsi->info.qs_handle[0]);
389 err = i40e_clear_lan_tx_queue_context(hw, abs_queue_id);
390 if (err != I40E_SUCCESS)
393 err = i40e_set_lan_tx_queue_context(hw, abs_queue_id, &tx_ctx);
394 if (err != I40E_SUCCESS)
397 /* bind queue with VF function, since TX/QX will appear in pair,
398 * so only has QTX_CTL to set.
400 qtx_ctl = (I40E_QTX_CTL_VF_QUEUE << I40E_QTX_CTL_PFVF_Q_SHIFT) |
401 ((hw->pf_id << I40E_QTX_CTL_PF_INDX_SHIFT) &
402 I40E_QTX_CTL_PF_INDX_MASK) |
403 (((vf->vf_idx + hw->func_caps.vf_base_id) <<
404 I40E_QTX_CTL_VFVM_INDX_SHIFT) &
405 I40E_QTX_CTL_VFVM_INDX_MASK);
406 I40E_WRITE_REG(hw, I40E_QTX_CTL(abs_queue_id), qtx_ctl);
407 I40E_WRITE_FLUSH(hw);
413 i40e_pf_host_process_cmd_config_vsi_queues(struct i40e_pf_vf *vf,
417 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
418 struct i40e_vsi *vsi = vf->vsi;
419 struct i40e_virtchnl_vsi_queue_config_info *vc_vqci =
420 (struct i40e_virtchnl_vsi_queue_config_info *)msg;
421 struct i40e_virtchnl_queue_pair_info *vc_qpi;
422 int i, ret = I40E_SUCCESS;
424 if (!msg || vc_vqci->num_queue_pairs > vsi->nb_qps ||
425 vc_vqci->num_queue_pairs > I40E_MAX_VSI_QP ||
426 msglen < I40E_VIRTCHNL_CONFIG_VSI_QUEUES_SIZE(vc_vqci,
427 vc_vqci->num_queue_pairs)) {
428 PMD_DRV_LOG(ERR, "vsi_queue_config_info argument wrong\n");
429 ret = I40E_ERR_PARAM;
433 vc_qpi = vc_vqci->qpair;
434 for (i = 0; i < vc_vqci->num_queue_pairs; i++) {
435 if (vc_qpi[i].rxq.queue_id > vsi->nb_qps - 1 ||
436 vc_qpi[i].txq.queue_id > vsi->nb_qps - 1) {
437 ret = I40E_ERR_PARAM;
442 * Apply VF RX queue setting to HMC.
443 * If the opcode is I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES_EXT,
444 * then the extra information of
445 * 'struct i40e_virtchnl_queue_pair_extra_info' is needed,
446 * otherwise set the last parameter to NULL.
448 if (i40e_pf_host_hmc_config_rxq(hw, vf, &vc_qpi[i].rxq,
449 I40E_CFG_CRCSTRIP_DEFAULT) != I40E_SUCCESS) {
450 PMD_DRV_LOG(ERR, "Configure RX queue HMC failed");
451 ret = I40E_ERR_PARAM;
455 /* Apply VF TX queue setting to HMC */
456 if (i40e_pf_host_hmc_config_txq(hw, vf,
457 &vc_qpi[i].txq) != I40E_SUCCESS) {
458 PMD_DRV_LOG(ERR, "Configure TX queue HMC failed");
459 ret = I40E_ERR_PARAM;
465 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES,
472 i40e_pf_host_process_cmd_config_vsi_queues_ext(struct i40e_pf_vf *vf,
476 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
477 struct i40e_vsi *vsi = vf->vsi;
478 struct i40e_virtchnl_vsi_queue_config_ext_info *vc_vqcei =
479 (struct i40e_virtchnl_vsi_queue_config_ext_info *)msg;
480 struct i40e_virtchnl_queue_pair_ext_info *vc_qpei;
481 int i, ret = I40E_SUCCESS;
483 if (!msg || vc_vqcei->num_queue_pairs > vsi->nb_qps ||
484 vc_vqcei->num_queue_pairs > I40E_MAX_VSI_QP ||
485 msglen < I40E_VIRTCHNL_CONFIG_VSI_QUEUES_SIZE(vc_vqcei,
486 vc_vqcei->num_queue_pairs)) {
487 PMD_DRV_LOG(ERR, "vsi_queue_config_ext_info argument wrong\n");
488 ret = I40E_ERR_PARAM;
492 vc_qpei = vc_vqcei->qpair;
493 for (i = 0; i < vc_vqcei->num_queue_pairs; i++) {
494 if (vc_qpei[i].rxq.queue_id > vsi->nb_qps - 1 ||
495 vc_qpei[i].txq.queue_id > vsi->nb_qps - 1) {
496 ret = I40E_ERR_PARAM;
500 * Apply VF RX queue setting to HMC.
501 * If the opcode is I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES_EXT,
502 * then the extra information of
503 * 'struct i40e_virtchnl_queue_pair_ext_info' is needed,
504 * otherwise set the last parameter to NULL.
506 if (i40e_pf_host_hmc_config_rxq(hw, vf, &vc_qpei[i].rxq,
507 vc_qpei[i].rxq_ext.crcstrip) != I40E_SUCCESS) {
508 PMD_DRV_LOG(ERR, "Configure RX queue HMC failed");
509 ret = I40E_ERR_PARAM;
513 /* Apply VF TX queue setting to HMC */
514 if (i40e_pf_host_hmc_config_txq(hw, vf, &vc_qpei[i].txq) !=
516 PMD_DRV_LOG(ERR, "Configure TX queue HMC failed");
517 ret = I40E_ERR_PARAM;
523 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES_EXT,
530 i40e_pf_host_process_cmd_config_irq_map(struct i40e_pf_vf *vf,
531 uint8_t *msg, uint16_t msglen)
533 int ret = I40E_SUCCESS;
534 struct i40e_virtchnl_irq_map_info *irqmap =
535 (struct i40e_virtchnl_irq_map_info *)msg;
537 if (msg == NULL || msglen < sizeof(struct i40e_virtchnl_irq_map_info)) {
538 PMD_DRV_LOG(ERR, "buffer too short");
539 ret = I40E_ERR_PARAM;
543 /* Assume VF only have 1 vector to bind all queues */
544 if (irqmap->num_vectors != 1) {
545 PMD_DRV_LOG(ERR, "DKDK host only support 1 vector");
546 ret = I40E_ERR_PARAM;
550 if (irqmap->vecmap[0].vector_id == 0) {
551 PMD_DRV_LOG(ERR, "DPDK host don't support use IRQ0");
552 ret = I40E_ERR_PARAM;
555 /* This MSIX intr store the intr in VF range */
556 vf->vsi->msix_intr = irqmap->vecmap[0].vector_id;
557 vf->vsi->nb_msix = irqmap->num_vectors;
558 vf->vsi->nb_used_qps = vf->vsi->nb_qps;
560 /* Don't care how the TX/RX queue mapping with this vector.
561 * Link all VF RX queues together. Only did mapping work.
562 * VF can disable/enable the intr by itself.
564 i40e_vsi_queues_bind_intr(vf->vsi);
566 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_CONFIG_IRQ_MAP,
573 i40e_pf_host_switch_queues(struct i40e_pf_vf *vf,
574 struct i40e_virtchnl_queue_select *qsel,
577 int ret = I40E_SUCCESS;
579 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
580 uint16_t baseq = vf->vsi->base_queue;
582 if (qsel->rx_queues + qsel->tx_queues == 0)
583 return I40E_ERR_PARAM;
585 /* always enable RX first and disable last */
586 /* Enable RX if it's enable */
588 for (i = 0; i < I40E_MAX_QP_NUM_PER_VF; i++)
589 if (qsel->rx_queues & (1 << i)) {
590 ret = i40e_switch_rx_queue(hw, baseq + i, on);
591 if (ret != I40E_SUCCESS)
596 /* Enable/Disable TX */
597 for (i = 0; i < I40E_MAX_QP_NUM_PER_VF; i++)
598 if (qsel->tx_queues & (1 << i)) {
599 ret = i40e_switch_tx_queue(hw, baseq + i, on);
600 if (ret != I40E_SUCCESS)
604 /* disable RX last if it's disable */
607 for (i = 0; i < I40E_MAX_QP_NUM_PER_VF; i++)
608 if (qsel->rx_queues & (1 << i)) {
609 ret = i40e_switch_rx_queue(hw, baseq + i, on);
610 if (ret != I40E_SUCCESS)
619 i40e_pf_host_process_cmd_enable_queues(struct i40e_pf_vf *vf,
623 int ret = I40E_SUCCESS;
624 struct i40e_virtchnl_queue_select *q_sel =
625 (struct i40e_virtchnl_queue_select *)msg;
627 if (msg == NULL || msglen != sizeof(*q_sel)) {
628 ret = I40E_ERR_PARAM;
631 ret = i40e_pf_host_switch_queues(vf, q_sel, true);
634 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_ENABLE_QUEUES,
641 i40e_pf_host_process_cmd_disable_queues(struct i40e_pf_vf *vf,
645 int ret = I40E_SUCCESS;
646 struct i40e_virtchnl_queue_select *q_sel =
647 (struct i40e_virtchnl_queue_select *)msg;
649 if (msg == NULL || msglen != sizeof(*q_sel)) {
650 ret = I40E_ERR_PARAM;
653 ret = i40e_pf_host_switch_queues(vf, q_sel, false);
656 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_DISABLE_QUEUES,
664 i40e_pf_host_process_cmd_add_ether_address(struct i40e_pf_vf *vf,
668 int ret = I40E_SUCCESS;
669 struct i40e_virtchnl_ether_addr_list *addr_list =
670 (struct i40e_virtchnl_ether_addr_list *)msg;
671 struct i40e_mac_filter_info filter;
673 struct ether_addr *mac;
675 memset(&filter, 0 , sizeof(struct i40e_mac_filter_info));
677 if (msg == NULL || msglen <= sizeof(*addr_list)) {
678 PMD_DRV_LOG(ERR, "add_ether_address argument too short");
679 ret = I40E_ERR_PARAM;
683 for (i = 0; i < addr_list->num_elements; i++) {
684 mac = (struct ether_addr *)(addr_list->list[i].addr);
685 (void)rte_memcpy(&filter.mac_addr, mac, ETHER_ADDR_LEN);
686 filter.filter_type = RTE_MACVLAN_PERFECT_MATCH;
687 if(!is_valid_assigned_ether_addr(mac) ||
688 i40e_vsi_add_mac(vf->vsi, &filter)) {
689 ret = I40E_ERR_INVALID_MAC_ADDR;
695 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_ADD_ETHER_ADDRESS,
702 i40e_pf_host_process_cmd_del_ether_address(struct i40e_pf_vf *vf,
706 int ret = I40E_SUCCESS;
707 struct i40e_virtchnl_ether_addr_list *addr_list =
708 (struct i40e_virtchnl_ether_addr_list *)msg;
710 struct ether_addr *mac;
712 if (msg == NULL || msglen <= sizeof(*addr_list)) {
713 PMD_DRV_LOG(ERR, "delete_ether_address argument too short");
714 ret = I40E_ERR_PARAM;
718 for (i = 0; i < addr_list->num_elements; i++) {
719 mac = (struct ether_addr *)(addr_list->list[i].addr);
720 if(!is_valid_assigned_ether_addr(mac) ||
721 i40e_vsi_delete_mac(vf->vsi, mac)) {
722 ret = I40E_ERR_INVALID_MAC_ADDR;
728 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_DEL_ETHER_ADDRESS,
735 i40e_pf_host_process_cmd_add_vlan(struct i40e_pf_vf *vf,
736 uint8_t *msg, uint16_t msglen)
738 int ret = I40E_SUCCESS;
739 struct i40e_virtchnl_vlan_filter_list *vlan_filter_list =
740 (struct i40e_virtchnl_vlan_filter_list *)msg;
744 if (msg == NULL || msglen <= sizeof(*vlan_filter_list)) {
745 PMD_DRV_LOG(ERR, "add_vlan argument too short");
746 ret = I40E_ERR_PARAM;
750 vid = vlan_filter_list->vlan_id;
752 for (i = 0; i < vlan_filter_list->num_elements; i++) {
753 ret = i40e_vsi_add_vlan(vf->vsi, vid[i]);
754 if(ret != I40E_SUCCESS)
759 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_ADD_VLAN,
766 i40e_pf_host_process_cmd_del_vlan(struct i40e_pf_vf *vf,
770 int ret = I40E_SUCCESS;
771 struct i40e_virtchnl_vlan_filter_list *vlan_filter_list =
772 (struct i40e_virtchnl_vlan_filter_list *)msg;
776 if (msg == NULL || msglen <= sizeof(*vlan_filter_list)) {
777 PMD_DRV_LOG(ERR, "delete_vlan argument too short");
778 ret = I40E_ERR_PARAM;
782 vid = vlan_filter_list->vlan_id;
783 for (i = 0; i < vlan_filter_list->num_elements; i++) {
784 ret = i40e_vsi_delete_vlan(vf->vsi, vid[i]);
785 if(ret != I40E_SUCCESS)
790 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_DEL_VLAN,
797 i40e_pf_host_process_cmd_config_promisc_mode(
798 struct i40e_pf_vf *vf,
802 int ret = I40E_SUCCESS;
803 struct i40e_virtchnl_promisc_info *promisc =
804 (struct i40e_virtchnl_promisc_info *)msg;
805 struct i40e_hw *hw = I40E_PF_TO_HW(vf->pf);
806 bool unicast = FALSE, multicast = FALSE;
808 if (msg == NULL || msglen != sizeof(*promisc)) {
809 ret = I40E_ERR_PARAM;
813 if (promisc->flags & I40E_FLAG_VF_UNICAST_PROMISC)
815 ret = i40e_aq_set_vsi_unicast_promiscuous(hw,
816 vf->vsi->seid, unicast, NULL);
817 if (ret != I40E_SUCCESS)
820 if (promisc->flags & I40E_FLAG_VF_MULTICAST_PROMISC)
822 ret = i40e_aq_set_vsi_multicast_promiscuous(hw, vf->vsi->seid,
826 i40e_pf_host_send_msg_to_vf(vf,
827 I40E_VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE, ret, NULL, 0);
833 i40e_pf_host_process_cmd_get_stats(struct i40e_pf_vf *vf)
835 i40e_update_vsi_stats(vf->vsi);
837 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_GET_STATS,
838 I40E_SUCCESS, (uint8_t *)&vf->vsi->eth_stats,
839 sizeof(vf->vsi->eth_stats));
845 i40e_pf_host_process_cmd_get_link_status(struct i40e_pf_vf *vf)
847 struct rte_eth_dev *dev = I40E_VSI_TO_ETH_DEV(vf->pf->main_vsi);
849 /* Update link status first to acquire latest link change */
850 i40e_dev_link_update(dev, 1);
851 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_GET_LINK_STAT,
852 I40E_SUCCESS, (uint8_t *)&dev->data->dev_link,
853 sizeof(struct rte_eth_link));
857 i40e_pf_host_process_cmd_cfg_vlan_offload(
858 struct i40e_pf_vf *vf,
862 int ret = I40E_SUCCESS;
863 struct i40e_virtchnl_vlan_offload_info *offload =
864 (struct i40e_virtchnl_vlan_offload_info *)msg;
866 if (msg == NULL || msglen != sizeof(*offload)) {
867 ret = I40E_ERR_PARAM;
871 ret = i40e_vsi_config_vlan_stripping(vf->vsi,
872 !!offload->enable_vlan_strip);
874 PMD_DRV_LOG(ERR, "Failed to configure vlan stripping");
877 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_CFG_VLAN_OFFLOAD,
884 i40e_pf_host_process_cmd_cfg_pvid(struct i40e_pf_vf *vf,
888 int ret = I40E_SUCCESS;
889 struct i40e_virtchnl_pvid_info *tpid_info =
890 (struct i40e_virtchnl_pvid_info *)msg;
892 if (msg == NULL || msglen != sizeof(*tpid_info)) {
893 ret = I40E_ERR_PARAM;
897 ret = i40e_vsi_vlan_pvid_set(vf->vsi, &tpid_info->info);
900 i40e_pf_host_send_msg_to_vf(vf, I40E_VIRTCHNL_OP_CFG_VLAN_PVID,
907 i40e_pf_host_handle_vf_msg(struct rte_eth_dev *dev,
908 uint16_t abs_vf_id, uint32_t opcode,
909 __rte_unused uint32_t retval,
913 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
914 struct i40e_hw *hw = I40E_DEV_PRIVATE_TO_HW(dev->data->dev_private);
915 struct i40e_pf_vf *vf;
916 /* AdminQ will pass absolute VF id, transfer to internal vf id */
917 uint16_t vf_id = abs_vf_id - hw->func_caps.vf_base_id;
919 if (!dev || vf_id > pf->vf_num - 1 || !pf->vfs) {
920 PMD_DRV_LOG(ERR, "invalid argument");
924 vf = &pf->vfs[vf_id];
926 PMD_DRV_LOG(ERR, "NO VSI associated with VF found");
927 i40e_pf_host_send_msg_to_vf(vf, opcode,
928 I40E_ERR_NO_AVAILABLE_VSI, NULL, 0);
933 case I40E_VIRTCHNL_OP_VERSION :
934 PMD_DRV_LOG(INFO, "OP_VERSION received");
935 i40e_pf_host_process_cmd_version(vf);
937 case I40E_VIRTCHNL_OP_RESET_VF :
938 PMD_DRV_LOG(INFO, "OP_RESET_VF received");
939 i40e_pf_host_process_cmd_reset_vf(vf);
941 case I40E_VIRTCHNL_OP_GET_VF_RESOURCES:
942 PMD_DRV_LOG(INFO, "OP_GET_VF_RESOURCES received");
943 i40e_pf_host_process_cmd_get_vf_resource(vf);
945 case I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES:
946 PMD_DRV_LOG(INFO, "OP_CONFIG_VSI_QUEUES received");
947 i40e_pf_host_process_cmd_config_vsi_queues(vf, msg, msglen);
949 case I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES_EXT:
950 PMD_DRV_LOG(INFO, "OP_CONFIG_VSI_QUEUES_EXT received");
951 i40e_pf_host_process_cmd_config_vsi_queues_ext(vf, msg,
954 case I40E_VIRTCHNL_OP_CONFIG_IRQ_MAP:
955 PMD_DRV_LOG(INFO, "OP_CONFIG_IRQ_MAP received");
956 i40e_pf_host_process_cmd_config_irq_map(vf, msg, msglen);
958 case I40E_VIRTCHNL_OP_ENABLE_QUEUES:
959 PMD_DRV_LOG(INFO, "OP_ENABLE_QUEUES received");
960 i40e_pf_host_process_cmd_enable_queues(vf, msg, msglen);
962 case I40E_VIRTCHNL_OP_DISABLE_QUEUES:
963 PMD_DRV_LOG(INFO, "OP_DISABLE_QUEUE received");
964 i40e_pf_host_process_cmd_disable_queues(vf, msg, msglen);
966 case I40E_VIRTCHNL_OP_ADD_ETHER_ADDRESS:
967 PMD_DRV_LOG(INFO, "OP_ADD_ETHER_ADDRESS received");
968 i40e_pf_host_process_cmd_add_ether_address(vf, msg, msglen);
970 case I40E_VIRTCHNL_OP_DEL_ETHER_ADDRESS:
971 PMD_DRV_LOG(INFO, "OP_DEL_ETHER_ADDRESS received");
972 i40e_pf_host_process_cmd_del_ether_address(vf, msg, msglen);
974 case I40E_VIRTCHNL_OP_ADD_VLAN:
975 PMD_DRV_LOG(INFO, "OP_ADD_VLAN received");
976 i40e_pf_host_process_cmd_add_vlan(vf, msg, msglen);
978 case I40E_VIRTCHNL_OP_DEL_VLAN:
979 PMD_DRV_LOG(INFO, "OP_DEL_VLAN received");
980 i40e_pf_host_process_cmd_del_vlan(vf, msg, msglen);
982 case I40E_VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE:
983 PMD_DRV_LOG(INFO, "OP_CONFIG_PROMISCUOUS_MODE received");
984 i40e_pf_host_process_cmd_config_promisc_mode(vf, msg, msglen);
986 case I40E_VIRTCHNL_OP_GET_STATS:
987 PMD_DRV_LOG(INFO, "OP_GET_STATS received");
988 i40e_pf_host_process_cmd_get_stats(vf);
990 case I40E_VIRTCHNL_OP_GET_LINK_STAT:
991 PMD_DRV_LOG(INFO, "OP_GET_LINK_STAT received");
992 i40e_pf_host_process_cmd_get_link_status(vf);
994 case I40E_VIRTCHNL_OP_CFG_VLAN_OFFLOAD:
995 PMD_DRV_LOG(INFO, "OP_CFG_VLAN_OFFLOAD received");
996 i40e_pf_host_process_cmd_cfg_vlan_offload(vf, msg, msglen);
998 case I40E_VIRTCHNL_OP_CFG_VLAN_PVID:
999 PMD_DRV_LOG(INFO, "OP_CFG_VLAN_PVID received");
1000 i40e_pf_host_process_cmd_cfg_pvid(vf, msg, msglen);
1002 /* Don't add command supported below, which will
1003 * return an error code.
1005 case I40E_VIRTCHNL_OP_FCOE:
1006 PMD_DRV_LOG(ERR, "OP_FCOE received, not supported");
1008 PMD_DRV_LOG(ERR, "%u received, not supported", opcode);
1009 i40e_pf_host_send_msg_to_vf(vf, opcode, I40E_ERR_PARAM,
1016 i40e_pf_host_init(struct rte_eth_dev *dev)
1018 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1019 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
1023 PMD_INIT_FUNC_TRACE();
1026 * return if SRIOV not enabled, VF number not configured or
1027 * no queue assigned.
1029 if(!hw->func_caps.sr_iov_1_1 || pf->vf_num == 0 || pf->vf_nb_qps == 0)
1030 return I40E_SUCCESS;
1032 /* Allocate memory to store VF structure */
1033 pf->vfs = rte_zmalloc("i40e_pf_vf",sizeof(*pf->vfs) * pf->vf_num, 0);
1037 /* Disable irq0 for VFR event */
1038 i40e_pf_disable_irq0(hw);
1040 /* Disable VF link status interrupt */
1041 val = I40E_READ_REG(hw, I40E_PFGEN_PORTMDIO_NUM);
1042 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
1043 I40E_WRITE_REG(hw, I40E_PFGEN_PORTMDIO_NUM, val);
1044 I40E_WRITE_FLUSH(hw);
1046 for (i = 0; i < pf->vf_num; i++) {
1048 pf->vfs[i].state = I40E_VF_INACTIVE;
1049 pf->vfs[i].vf_idx = i;
1050 ret = i40e_pf_host_vf_reset(&pf->vfs[i], 0);
1051 if (ret != I40E_SUCCESS)
1056 i40e_pf_enable_irq0(hw);
1058 return I40E_SUCCESS;
1062 i40e_pf_enable_irq0(hw);
1068 i40e_pf_host_uninit(struct rte_eth_dev *dev)
1070 struct i40e_pf *pf = I40E_DEV_PRIVATE_TO_PF(dev->data->dev_private);
1071 struct i40e_hw *hw = I40E_PF_TO_HW(pf);
1074 PMD_INIT_FUNC_TRACE();
1077 * return if SRIOV not enabled, VF number not configured or
1078 * no queue assigned.
1080 if ((!hw->func_caps.sr_iov_1_1) ||
1081 (pf->vf_num == 0) ||
1082 (pf->vf_nb_qps == 0))
1083 return I40E_SUCCESS;
1085 /* free memory to store VF structure */
1089 /* Disable irq0 for VFR event */
1090 i40e_pf_disable_irq0(hw);
1092 /* Disable VF link status interrupt */
1093 val = I40E_READ_REG(hw, I40E_PFGEN_PORTMDIO_NUM);
1094 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
1095 I40E_WRITE_REG(hw, I40E_PFGEN_PORTMDIO_NUM, val);
1096 I40E_WRITE_FLUSH(hw);
1098 return I40E_SUCCESS;